Tick–tock was a production model adopted in 2007 by chip manufacturer Intel. Under this model, every microarchitecture change (tock) was followed by a die shrink of the process technology (tick). It was replaced by the process–architecture–optimization model, which was announced in 2016 and is like a tick–tock cycle followed by an optimization phase. As a general engineering model, tick-tock is a model that refreshes one side of a binary system each release cycle.
Every "tick" represented a shrinking of the process technology of the previous microarchitecture (sometimes introducing new instructions, as with Broadwell, released in late 2014) and every "tock" designated a new microarchitecture.These occurred roughly every year to 18 months. In 2014, Intel created a "tock refresh" of a tock in the form of a smaller update to the microarchitecture not considered a new generation in and of itself.
In March 2016, Intel announced in a Form 10-K report that it deprecated the tick–tock cycle in favor of a three-step process–architecture–optimization model, under which three generations of processors are produced under a single manufacturing process, with the third generation out of three focusing on optimization. nm.The first optimization of the Skylake architecture was Kaby Lake. Intel then announced a second optimization, Coffee Lake, making a total of four generations at 14
|8P/4P Server||4P/2P Server/WS||Embedded Xeon||1P Xeon||Enthusiast/WS||Desktop||Mobile|
|65 nm||P6, NetBurst|| Presler,|
|Core||Merom||2006-07-27||Tigerton|| Woodcrest |
|Tock||Sandy Bridge||Sandy Bridge||2||1||SNB||JKT (Jaketown)||2011-01-09||(Skipped)||Sandy Bridge-EP||Gladden||Sandy Bridge||Sandy Bridge-E||Sandy Bridge||Sandy Bridge-M|
|Tick||22 nm||Ivy Bridge||3||2||IVB||IVT (Ivytown)||2012-04-29||Ivy Bridge-EX||Ivy Bridge-EP||Gladden||Ivy Bridge||Ivy Bridge-E||Ivy Bridge||Ivy Bridge-M|
|Tock||Haswell||Haswell||4||3||HSW, CRW (Crystal Well)|
with Iris Pro
|Refresh|| Haswell Refresh,|
|4||N/A||HSW, CRW (Crystal Well)|
with Iris Pro
|No server version released||Devil's Canyon||No mobile version|
|Kaby Lake||7||6||KBL||2017-01-03||Only 1P server (Xeon E3) version released|| Kaby Lake-DT/H |
cores: 4 (4/8)
|Kaby Lake-X||Kaby Lake||Kaby Lake-H|
|Kaby Lake R||8||N/A||KBL-R||2017-08-21||Only mobile version released||Kaby Lake R|
|Coffee Lake||8, 9||E-2xxx||CFL||2017-10-05|| Cascade Lake-SP |
Cooper Lake (Q2'20)
|Cascade Lake-AP|| Coffee Lake-DT/H |
cores: 6 (12)
|Skylake-X Refresh|| Coffee Lake-S |
| Coffee Lake-H |
Coffee Lake-H Refresh
| Whiskey Lake,|
|2018-08-28||Only mobile version released||Whiskey Lake-U|
|Comet Lake||10||N/A||CML||2019-08-21||No server version released||Comet Lake-W||Comet Lake-S|| Comet Lake-H |
|Process||Cannon Lake||8||N/A||CNL||2018-05-16||Only mobile version released||Cannon Lake-U|
|Architecture||Cypress Cove||Rocket Lake||12||N/A||N/A||1Q21||Rocket Lake|
|10 nm||Sunny Cove||Ice Lake||10||ICL||2019-08-01||Ice Lake-SP (1H21)||Ice Lake-U|
|Optimization||Tiger Lake||11||N/A||TGL||2020-09-02||Only mobile version released||Tiger Lake-H35|
|Process||Sapphire Rapids||Sapphire Rapids (2021)|
|Architecture||7 nm||Granite Rapids|
This section may require cleanup to meet Wikipedia's quality standards. The specific problem is:
|Tick||45 nm|| Bonnell |
|Bonnell ?||2008||Silverthorne||N/A||Diamondville||Tunnel Creek & Stellarton||N/A||Sodaville|
|Tick||32 nm||Saltwell||2011||Medfield (Penwell & Lexington) & Clover Trail+ (Cloverview)||Clover Trail (Cloverview)||Cedar Trail (Cedarview)||Unknown||Centerton & Briarwood||Unknown||Berryville|
|Tick||22 nm|| Silvermont |
|Silvermont||2013||Merrifield (Tangier) & Moorefield (Anniedale) & Slayton||Bay Trail-T (Valleyview)||Bay Trail-M (Valleyview)||Bay Trail-D (Valleyview)||Bay Trail-I (Valleyview)||Avoton||Rangeley||Unknown|
|Tick||14 nm||Airmont||2014||Binghamton & Riverton||Cherry Trail-T (Cherryview)||Braswell||Denverton|
|Tock|| Goldmont |
|Goldmont||2016||Broxton Cancelled||Broxton Cancelled|
|Apollo Lake||Apollo Lake||Unknown||Denverton||Unknown||Unknown|
Note: There is further the Xeon Phi. It has up to now undergone four development steps with a current top model that got the code name Knights Landing (shortcut: KNL; nm (FinFET) technology.the predecessor code names all had the leading term Knights in their name) that is derived from the Silvermont architecture as used for the Intel Atom series but realized in a shrunk 14
Hyper-threading is Intel's proprietary simultaneous multithreading (SMT) implementation used to improve parallelization of computations performed on x86 microprocessors. It was introduced on Xeon server processors in February 2002 and on Pentium 4 desktop processors in November 2002. Since then, Intel has included this technology in Itanium, Atom, and Core 'i' Series CPUs, among others.
Pentium is a brand used for a series of x86 architecture-compatible microprocessors produced by Intel since 1993. In their form as of November 2011, Pentium processors are considered entry-level products that Intel rates as "two stars", meaning that they are above the low-end Atom and Celeron series, but below the faster Intel Core lineup, and workstation Xeon series.
Intel Core are streamlined midrange consumer, workstation and enthusiast computers central processing units (CPU) marketed by Intel Corporation. These processors displaced the existing mid- to high-end Pentium processors at the time of their introduction, moving the Pentium to the entry level, and bumping the Celeron series of processors to the low end. Identical or more capable versions of Core processors are also sold as Xeon processors for the server and workstation markets.
In Intel's Tick-Tock cycle, the 2007/2008 "Tick" was the shrink of the Core microarchitecture to 45 nanometers as CPUID model 23. In Core 2 processors, it is used with the code names Penryn, Wolfdale and Yorkfield, some of which are also sold as Celeron, Pentium and Xeon processors. In the Xeon brand, the Wolfdale-DP and Harpertown code names are used for LGA 771 based MCMs with two or four active Wolfdale cores.
Skylake is the codename used by Intel for a processor microarchitecture that was launched in August 2015 succeeding the Broadwell microarchitecture. Skylake is a microarchitecture redesign using the same 14 nm manufacturing process technology as its predecessor, serving as a "tock" in Intel's "tick–tock" manufacturing and design model. According to Intel, the redesign brings greater CPU and GPU performance and reduced power consumption. Skylake CPUs share their microarchitecture with Kaby Lake, Coffee Lake, Cannon Lake, Whiskey Lake, and Comet Lake CPUs.
Westmere is the code name given to the 32 nm die shrink of Nehalem. While sharing the same CPU sockets, Westmere included Intel HD Graphics, while Nehalem did not.
Cannon Lake is Intel's codename for the 10-nanometer die shrink of the Kaby Lake microarchitecture. As a die shrink, Cannon Lake is a new process in Intel's "Process-Architecture-Optimization" execution plan as the next step in semiconductor fabrication. Cannon Lake CPUs are the first mainstream CPUs to include the AVX-512 instruction set.
Broadwell is the fifth model generation of Intel Processor. It's Intel's codename for the 14 nanometer die shrink of its Haswell microarchitecture. It is a "tick" in Intel's tick–tock principle as the next step in semiconductor fabrication. Like some of the previous tick-tock iterations, Broadwell did not completely replace the full range of CPUs from the previous microarchitecture (Haswell), as there were no low-end desktop CPUs based on Broadwell.
Silvermont is a microarchitecture for low-power Atom, Celeron and Pentium branded processors used in systems on a chip (SoCs) made by Intel. Silvermont forms the basis for a total of four SoC families:
LGA 1151, also known as Socket H4, is an Intel microprocessor compatible socket which comes in two distinct versions: the first revision which supports both Intel's Skylake and Kaby Lake CPUs, and the second revision which supports Coffee Lake CPUs exclusively.
Kaby Lake is Intel's codename for its seventh generation Core microprocessor family announced on August 30, 2016. Like the preceding Skylake, Kaby Lake is produced using a 14 nanometer manufacturing process technology. Breaking with Intel's previous "tick–tock" manufacturing and design model, Kaby Lake represents the optimized step of the newer process–architecture–optimization model. Kaby Lake began shipping to manufacturers and OEMs in the second quarter of 2016, and mobile chips have started shipping while Kaby Lake (desktop) chips were officially launched in January 2017.
Ice Lake is Intel's codename for the 10th generation Intel Core mobile processors based on the new Sunny Cove Core microarchitecture. Ice Lake represents an Architecture step in Intel's Process-Architecture-Optimization model. Ice Lake CPUs are sold together with the 14 nm Comet Lake CPUs as Intel's "10th Generation Core" product family.
Coffee Lake is Intel's codename for its eighth generation Core microprocessor family, announced on September 25, 2017. It is manufactured using Intel's second 14 nm process node refinement. Desktop Coffee Lake processors introduced i5 and i7 CPUs featuring six cores and Core i3 CPUs with four cores and no hyperthreading.
Sapphire Rapids is the Intel CPU microarchitecture based on the 3rd refinement of the 10 nanometer process. It will be used as part of the Eagle Stream server platform in 2021.
Goldmont Plus is a microarchitecture for low-power Atom, Celeron and Pentium Silver branded processors used in systems on a chip (SoCs) made by Intel. The Gemini Lake platform with 14 nm Goldmont Plus core was officially launched on December 11, 2017. Intel launched Gemini Lake Refresh platform on November 4, 2019.
Cascade Lake is an Intel codename for a 14 nanometer server, workstation and enthusiast processor microarchitecture, launched in April 2019. In Intel's Process-Architecture-Optimization model, Cascade Lake is an optimization of Skylake. Intel states that this will be their first microarchitecture to support 3D XPoint-based memory modules. It also features Deep Learning Boost instructions and mitigations for Meltdown and Spectre. Intel officially launched new Xeon Scalable SKUs on February 24, 2020.
Process–architecture–optimization is a development model for central processing units (CPUs) that Intel adopted in 2016. Under this three-phase (three-year) model, every microprocessor die shrink is followed by a microarchitecture change and then by an optimization. It replaced the two-phase (two-year) tick–tock model that Intel adopted in 2006. The tick–tock model was no longer economically sustainable, according to Intel, because production of ever smaller dies becomes ever more costly.
Whiskey Lake is Intel's codename for a family of third 14 nm generation Skylake low-power mobile processors. Intel announced Whiskey Lake on August 28, 2018.
Comet Lake is Intel's codename for its 10th generation Core microprocessors. They are manufactured using Intel's third 14 nm Skylake process refinement, succeeding the Whiskey Lake U-series mobile processor and Coffee Lake desktop processor families. Intel announced low-power mobile Comet Lake-U CPUs on August 21, 2019, H-series mobile CPUs on April 2, 2020, desktop Comet Lake-S CPUs April 30, 2020, and Xeon W-1200 series workstation CPUs on May 13, 2020. Comet Lake processors and Ice Lake 10 nm processors are together branded as the Intel "10th Generation Core" family.
A yearly product cadence moves the industry forward in a predictable fashion that can be planned in advance.
The Kaby Lake platform will be similar to Skylake platform that launches this year and will act as a platform refresher
We have long known that Intel was planning a ‘Skylake Refresh’ that has always been on the roadmap between Skylake and Cannonlake, but it appears that refresh might be going by the code name Kaby lake now.
the switch to 10nm manufacturing has been delayed until the second half of 2017.
Today marks the official launch date of the desktop S-series 7th Generation Core processors...
Intel Core i5-8250U, i5-8350U, i7-8550U, and i7-8650U Kaby Lake-R launches today (Source: Intel)