Nallatech

Last updated

Nallatech is a computer hardware and software firm based in Camarillo, California, United States. [1] The company specializes in field-programmable gate array (FPGA) integrated circuit technology applied in computing. As of 2007 the company's primary markets include defense and high-performance computing. [2] Nallatech was acquired by Interconnect Systems, Inc. in 2008, [3] which in turn was bought by Molex in 2016. [4]

Contents

Background

The company was founded by Allan Cantle ('Nalla' comes from 'Allan' spelled backwards) in 1993 and was backed by over £4 million of equity finance provided by Scottish Equity Partners and 3i. Cantle was the CEO for the firm, [5] later moving into president and CTO roles.

In 2005 Nallatech announced a Scottish group known as the FPGA High Performance Computing Alliance, to work on a supercomputer. [6]

Nallatech's direct sales team operates in two main geographic areas, one in the US and one in UK covering UK, Europe and rest of the world. The team in the USA (Nallatech, Inc.) sales office in Eldersburg, Maryland and headquartered in Camarillo, California. [7]

Nallatech is a member of the OpenPOWER Foundation. [8]

Products

Nallatech was promoted for commercial off-the-shelf (COTS) FPGA technology applied in computing. [5] [7] According to David R. Martinez, Robert A. Bond, and M. Michael Vai, Nallatech systems are "based on a modular design concept in which the designer chooses the number of FPGAs, amount and type of memory, and other expansion cards to include in a system." [9]

Nallatech is also known for its motherboards with PCI cards which provide a "high throughput connection over which a host PC can provide and receive data and monitor system performance." [10] [11] [12]

On June 17, 2015, it released the 385A FPGA Accelerator Card, which includes the Altera Arria 10 / 1150 FPGA, PCI-Express form factor and works with most major servers, including IBM, HP and Dell.[ citation needed ]

In March 2011 the company announced a miniaturization service for their FPGAs. [13]

In 2012, Nallatech has partnered with Altera, and integrated their PCI Express card with Stratix V FPGAs. [14]

Xilinx's Xtreme DSP kit was developed with Nallatech, and like Xilinx, Nallatech uses "floating-point cores" in their FPGAs. [15] [16]

Related Research Articles

<span class="mw-page-title-main">Field-programmable gate array</span> Array of logic gates that are reprogrammable

A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing – hence the term field-programmable. The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC). Circuit diagrams were previously used to specify the configuration, but this is increasingly rare due to the advent of electronic design automation tools.

<span class="mw-page-title-main">Front-side bus</span> Type of computer communication interface

A front-side bus (FSB) is a computer communication interface (bus) that was often used in Intel-chip-based computers during the 1990s and 2000s. The EV6 bus served the same function for competing AMD CPUs. Both typically carry data between the central processing unit (CPU) and a memory controller hub, known as the northbridge.

Reconfigurable computing is a computer architecture combining some of the flexibility of software with the high performance of hardware by processing with very flexible high speed computing fabrics like field-programmable gate arrays (FPGAs). The principal difference when compared to using ordinary microprocessors is the ability to make substantial changes to the datapath itself in addition to the control flow. On the other hand, the main difference from custom hardware, i.e. application-specific integrated circuits (ASICs) is the possibility to adapt the hardware during runtime by "loading" a new circuit on the reconfigurable fabric.

<span class="mw-page-title-main">Altera</span> U.S. information technology company

Altera Corporation was a manufacturer of programmable logic devices (PLDs) headquartered in San Jose, California. It was founded in 1983 and acquired by Intel in 2015.

<span class="mw-page-title-main">Xilinx</span> American technology company

Xilinx, Inc. was an American technology and semiconductor company that primarily supplied programmable logic devices. The company was known for inventing the first commercially viable field-programmable gate array (FPGA) and creating the first fabless manufacturing model.

FpgaC is a compiler for a subset of the C programming language, which produces digital circuits that will execute the compiled programs. The circuits may use FPGAs or CPLDs as the target processor for reconfigurable computing, or even ASICs for dedicated applications. FpgaC's goal is to be an efficient High Level Language (HLL) for reconfigurable computing, rather than a Hardware Description Language (HDL) for building efficient custom hardware circuits.

Jingsheng Jason Cong is a Chinese-born American computer scientist, educator, and serial entrepreneur. He received his B.S. degree in computer science from Peking University in 1985, his M.S. and Ph. D. degrees in computer science from the University of Illinois at Urbana-Champaign in 1987 and 1990, respectively. He has been on the faculty in the Computer Science Department at the University of California, Los Angeles (UCLA) since 1990. Currently, he is a Distinguished Chancellor’s Professor and the director of Center for Domain-Specific Computing (CDSC).

Tarari is a company that spun out of Intel in 2002. It has created a range of re-programmable silicon based on Xilinx Virtex-4 FPGA and ASICs that offload and accelerate really complex algorithms such as XML Parsing, scanning for Computer viruses, email spam and intruders in Intrusion-prevention systems and Unified threat management appliances. As well as inspecting content its Content Processors can also transform content and they are used for XML transformation XSLT, compression, encryption as well as HD Video encoding for WMV and VC-1 formats.

Interlaken is a royalty-free interconnect protocol.

A multi-gigabit transceiver (MGT) is a SerDes capable of operating at serial bit rates above 1 Gigabit/second. MGTs are used increasingly for data communications because they can run over longer distances, use fewer wires, and thus have lower costs than parallel interfaces with equivalent data throughput.

A physical unclonable function, or PUF, is a physical object that for a given input and conditions (challenge), provides a physically defined "digital fingerprint" output (response) that serves as a unique identifier, most often for a semiconductor device such as a microprocessor. PUFs are often based on unique physical variations occurring naturally during semiconductor manufacturing. A PUF is a physical entity embodied in a physical structure. Today, PUFs are usually implemented in integrated circuits and are typically used in applications with high-security requirements, more specifically cryptography.

Computing with Memory refers to computing platforms where function response is stored in memory array, either one or two-dimensional, in the form of lookup tables (LUTs) and functions are evaluated by retrieving the values from the LUTs. These computing platforms can follow either a purely spatial computing model, as in field-programmable gate array (FPGA), or a temporal computing model, where a function is evaluated across multiple clock cycles. The latter approach aims at reducing the overhead of programmable interconnect in FPGA by folding interconnect resources inside a computing element. It uses dense two-dimensional memory arrays to store large multiple-input multiple-output LUTs. Computing with Memory differs from Computing in Memory or processor-in-memory (PIM) concepts, widely investigated in the context of integrating a processor and memory on the same chip to reduce memory latency and increase bandwidth. These architectures seek to reduce the distance the data travels between the processor and the memory. The Berkeley IRAM project is one notable contribution in the area of PIM architectures.

Virtex is the flagship family of FPGA products developed by Xilinx. Other current product lines include Kintex (mid-range) and Artix (low-cost), each including configurations and models optimized for different applications. In addition, Xilinx offers the Spartan low-cost series, which continues to be updated and is nearing production utilizing the same underlying architecture and process node as the larger 7-series devices.

SciEngines GmbH is a privately owned company founded 2007 as a spin-off of the COPACOBANA project by the Universities of Bochum and Kiel, both in Germany. The project intended to create a platform for an affordable Custom hardware attack. COPACOBANA is a massively-parallel reconfigurable computer. It can be utilized to perform a so-called Brute force attack to recover DES encrypted data. It consists of 120 commercially available, reconfigurable integrated circuits (FPGAs). These Xilinx Spartan3-1000 run in parallel, and create a massively parallel system. Since 2007, SciEngines GmbH has enhanced and developed successors of COPACOBANA. Furthermore, the COPACOBANA has become a well known reference platform for cryptanalysis and custom hardware based attacks to symmetric, asymmetric cyphers and stream ciphers. 2008 attacks against A5/1 stream cipher an encryption system been used to encrypt voice streams in GSM have been published as the first known real world attack utilizing off-the-shelf custom hardware.

Stephen "Steve" Trimberger is an American computer scientist, electrical engineer, philanthropist, and prolific inventor with 250 US utility patents as of August 26, 2021. He is a DARPA program manager of the microsystems technology office.

Heterogeneous computing refers to systems that use more than one kind of processor or cores. These systems gain performance or energy efficiency not just by adding the same type of processors, but by adding dissimilar coprocessors, usually incorporating specialized processing capabilities to handle particular tasks.

In computing, a logic block or configurable logic block (CLB) is a fundamental building block of field-programmable gate array (FPGA) technology. Logic blocks can be configured by the engineer to provide reconfigurable logic gates.

Verilog-to-Routing (VTR) is an open source CAD flow for FPGA devices. VTR's main purpose is to map a given circuit described in Verilog, a Hardware Description Language, on a given FPGA architecture for research and development purposes; the FPGA architecture targeted could be a novel architecture that a researcher wishes to explore, or it could be an existing commercial FPGA whose architecture has been captured in the VTR input format. The VTR project has many contributors, with lead collaborating universities being the University of Toronto, the University of New Brunswick, and the University of California, Berkeley. Additional contributors include Google, The University of Utah, Princeton University, Altera, Intel, Texas Instruments, and MIT Lincoln Lab.

Coherent Accelerator Processor Interface (CAPI), is a high-speed processor expansion bus standard for use in large data center computers, initially designed to be layered on top of PCI Express, for directly connecting central processing units (CPUs) to external accelerators like graphics processing units (GPUs), ASICs, FPGAs or fast storage. It offers low latency, high speed, direct memory access connectivity between devices of different instruction set architectures.

Compute Express Link (CXL) is an open standard for high-speed central processing unit (CPU)-to-device and CPU-to-memory connections, designed for high performance data center computers. CXL is built on the PCI Express (PCIe) physical and electrical interface and includes PCIe-based block input/output protocol (CXL.io) and new cache-coherent protocols for accessing system memory (CXL.cache) and device memory (CXL.mem).

References

  1. ↑ Baker, David (2004). Jane's Space Directory. Jane's Information Group. p. 278. ISBN   9780710626387.
  2. ↑ "Powerful Partners Helping Drive FPGA System Supplier Nallatech's Success" (PDF). Clabby Analytics. June 2007. Retrieved 2013-08-21.[ permanent dead link ]
  3. ↑ "Company Overview" (PDF). Interconnect Systems, Inc. February 2012. Retrieved 2013-08-21.
  4. ↑ "Molex buys ISI, gets Nallatech in the process" . Retrieved 2017-03-28.
  5. 1 2 Aerospace Engineering. Society of Automotive Engineers. 2006. p. 6.
  6. ↑ "Nallatech Helps Forge Alliance to Advance FPGA-Based High-Performance Computing". Press release. 25 May 2006. Archived from the original on 22 June 2015. Retrieved 23 August 2013.
  7. 1 2 Boogar, Steve. Directory of Electronics Technologies. BoogarLists. p. 64. GGKEY:6PUKR52C2TJ.
  8. ↑ "Current Members". OpenPOWER Foundation. Retrieved 2017-03-28.
  9. ↑ Martinez, David R.; Bond, Robert A.; Vai, M. Michael (20 June 2008). High Performance Embedded Computing Handbook: A Systems Perspective. Taylor & Francis. p. 250. ISBN   978-1-4200-0666-7.
  10. ↑ Cantoni, V. (2000). Proceedings: Computer Architectures for Machine Perception. IEEE Computer Society. Technical Committee on Computer Architecture, IEEE Computer Society Press,. p. 300. ISBN   9780769507408.
  11. ↑ Grayver, Eugene (20 July 2012). Implementing Software Defined Radio. Springer. p. 256. ISBN   978-1-4419-9332-8.
  12. ↑ Agha, Khaldoun Al; Omidyar, Cambyse Guy (1 January 2003). The Proceedings of the Fifth IFIP-TC6 International Conference on Mobile and Wireless Communications Networks: Singapore, 27-29 October 2003. World Scientific. p. 246. ISBN   978-981-279-114-6.
  13. ↑ Clive Maxfield (2011-03-15). "Nallatech offers FPGA miniaturization services for commercial and military applications". EE Times. Retrieved 2013-08-21.
  14. ↑ Loring Wirbel (April 6, 2012). "Two new Stratix milestones from NovaSparks and Nallatech". EDN Network. Retrieved 2013-08-21.
  15. ↑ Cheung, Peter Y. K.; Constantinides, George A.; Sousa, Josâe T. de (1 January 2003). Field-Programmable Logic and Applications: 13th International Conference, FPL 2003, Lisbon, Portugal, September 1-3, 2003, Proceedings. Springer. p. 980. ISBN   978-3-540-40822-2.
  16. ↑ Zhuo, Ling (2007). High-performance Linear Algebra on Reconfigurable Computing Systems. p. 16. ISBN   978-0-549-25111-8.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.