Type | USB | ||
---|---|---|---|
Production history | |||
Designer | USB Promoter Group | ||
Designed | 29 August 2019 | ||
Superseded | USB 3.2 | ||
Daisy chain | No | ||
Audio signal | DisplayPort | ||
Video signal | DisplayPort | ||
Connector | USB-C | ||
Electrical | |||
Max. voltage | 48 V (PD 3.1) | ||
Max. current | 5 A (PD) | ||
Data | |||
Data signal | Yes | ||
Bitrate | 20 Gbit/s (optionally up to 120 Gbit/s) |
USB4 (Universal Serial Bus 4), sometimes referred to as USB 4.0, is the most recent technical specification of the USB (Universal Serial Bus) data communication standard. The USB Implementers Forum announced USB4 in 2019.
USB4 enables multiple devices to share dynamically a single high-speed data link. USB4 devices must support a data communication bit rate of 20 gigabits (Gbit/s). Versions of the standard optionally support bit rates of 40 Gbit/s (USB4 version 1.0), 80 Gbit/s (USB4 version 2.0), and 120 Gbit/s. [1] [2] In contrast to prior USB standards, USB4 mandates the exclusive use of the USB-C connector and the USB Power Delivery specification.[ citation needed ]
USB4 architecture builds on the USB 3.2 specification. [3] It also incorporates elements of the Thunderbolt 3 protocol; however, interoperability with Thunderbolt 3 products is mandatory only on selected USB4 device types. [4]
USB4 was announced in March 2019. [5] [6] The USB4 specification version 1.0, released 29 August 2019, uses "Universal Serial Bus 4" and specifically "USB4", that is, the short name branding is deliberate without a separating space, which is different than prior versions. Several news reports before the release of that version use the terminology "USB 4.0" and "USB 4". [7] [8] Even after publication of rev. 1.0, some sources write "USB 4", claiming "to reflect the way readers search". [9]
On 1 September 2022, the USB Promoter Group announced the pending release of the USB4 Version 2.0 specification, and the specification was subsequently released on 18 October 2022. [10] [11]
At time of publication of version 1.0, promoter companies having employees that participated in the USB4 Specification technical work group were: Apple Inc., Hewlett-Packard, Intel, Microsoft, Renesas Electronics, STMicroelectronics, and Texas Instruments.
Goals stated in the USB4 specification are increasing bandwidth, helping to converge the USB-C connector ecosystem, and "minimize end-user confusion". Some of the key areas to achieve this are using a single USB-C connector type, while retaining compatibility with existing USB and Thunderbolt products. [12]
On 29 April 2020, DisplayPort Alt Mode version 2.0 was released, supporting DisplayPort 2.0 over USB4. [13]
USB4 by itself does not provide any generic data transfer mechanism or device classes like USB 3.x, but serves mostly as a way to tunnel other protocols like USB 3.2, DisplayPort, and optionally PCIe. While it does provide a native Host-to-Host protocol, as the name implies it is only available between two connected hosts; it is used to implement Host IP Networking. With the USB4 1.0 specification, when the host and device do not support optional PCIe tunneling, the non-display bandwidth is limited to mandatory USB 3.2 10 Gbit/s, with optional[ disputed ] support for USB 3.2 20 Gbit/s. The USB4 2.0 specification named this USB3 Gen X tunneling and introduced optional support for a new USB3 Gen T tunneling that extends the USB3 protocol to be able to use the maximum available bandwidth.
USB4 V2.0 specifies tunneling of:
USB4 also includes support of a DisplayPort alternate mode. That means, DisplayPort signalling (including audio/video signals) can be sent either via USB4 tunneling or using a USB-C alternate mode. DisplayPort 2.1 specification supports a video resolution up to 8K at 60 Hz with HDR10 color depth, and data rate up to 80 Gbit/s which is the same amount available to USB data, but just unidirectional. [14]
Legacy USB (1–2) is always supported using the dedicated wires in the USB-C connector.
Some transfer modes are supported by all USB4 devices, support for others is optional. The requirements for supported modes depend on the type of device.
Mode | Host | Hub | Peripheral device |
---|---|---|---|
Legacy USB (1–2) (max. 480 Mbit/s) | Yes | Yes | Yes |
USB4 Gen 2 (10 or 20 Gbit/s) | Yes | Yes | Yes |
USB4 Gen 3 (20 or 40 Gbit/s) | Optional | Yes | Optional |
USB4 Gen 4 (80 or 120 Gbit/s) | Optional | Optional | Optional |
Tunneled USB 3.2 Gen 2×1 (10 Gbit/s) | Yes | Yes | Optional |
Tunneled USB 3.2 Gen 2×2 (20 Gbit/s) | Optional | Optional | Optional |
Tunneled USB3 Gen T (10–80 Gbit/s) | Optional | Optional | Optional |
Tunneled DisplayPort | Yes | Yes | Optional |
Tunneled PCI Express | Optional | Yes | Optional |
Host-to-Host communications | Yes | Yes | — |
USB-C DisplayPort Alternate Mode | Yes | Yes | Optional |
USB-C Thunderbolt Alternate Mode | Optional | Yes | Optional |
Other USB-C Alternate Modes | Optional | Optional | Optional |
Mode Name | Old Name(s) | Encoding | Multiple Lanes | Lane Rate (Gbit/s) | Nominal Rate | USB-IF Marketing Name [16] [17] | Logo | |
---|---|---|---|---|---|---|---|---|
(Gbit/s) | (GB/s) | |||||||
USB 2.0 (High-Speed) | NRZI w/ bit stuffing | Single | 0.480 | 0.480 | 0.060 | Hi-Speed USB | ||
USB 3.2 Gen 1×1 | USB 3.0 (SuperSpeed), USB 3.1 Gen 1 | 8b/10b | Single | 5 | 5 | 0.625 | USB 5Gbps | |
USB 3.2 Gen 1×2 | Dual | 5 | 10 | 1.2 | — | |||
USB 3.2 Gen 2×1 [lower-alpha 1] | USB 3.1 Gen 2 | 128b/132b | Single | 10 | 10 | 1.2 | USB 10Gbps | |
USB 3.2 Gen 2×2 [lower-alpha 1] | Dual | 10 | 20 | 2.4 | USB 20Gbps [18] | |||
USB4 Gen 2×1 [lower-alpha 1] | 64b/66b [lower-alpha 2] | Single | 10 | 10 | 1.2 | — | ||
USB4 Gen 2×2 [lower-alpha 1] | Dual | 10 | 20 | 2.4 | USB 20Gbps | |||
USB4 Gen 3×1 | 128b/132b [lower-alpha 2] | Single | 20 | 20 | 2.4 | — | ||
USB4 Gen 3×2 | Dual | 20 | 40 | 4.8 | USB 40Gbps | |||
USB4 Gen 4 [lower-alpha 3] | PAM-3 [19] | Symmetric | 40 | 80 | 9.6 | USB 80Gbps | ||
Asymmetric | 40 | 120 | 14.4 | — |
Although USB4 is required to support dual-lane modes, it uses single-lane operations during initialization of a dual-lane link; single-lane link can also be used as a fallback mode in case of a lane bonding error.
In Thunderbolt compatibility mode, the lanes are driven slightly faster at 10.3125 Gbit/s (for Gen 2) and 20.625 Gbit/s (for Gen 3), as required by Thunderbolt specifications (these are called legacy speeds and rounded speeds [20] ). After removal of 64b/66b encoding, those also become round, 20.625/66*64 = 20.000 Gbit/s.
USB Specification | Max. Data Transfer Rate | Recommended Cable Length |
---|---|---|
USB 1.0 (Full Speed) | 12 Mb/s | 3 m (9 ft.) |
USB 2.0 (High Speed) | 480 Mb/s | 5 m (16 ft.) |
USB 3.2 Gen 1 | 5 Gb/s | 2-3 m (6-9 ft.) |
USB 3.2 Gen 2 | 10 Gb/s | 3 m (9 ft.) |
USB 3.2 Gen 2x2 (USB-C only) | 20 Gb/s | 3 m (9 ft.) |
USB4 (USB-C only) | 40 Gb/s | 1 m (3.2 ft.) |
USB4 requires USB Power Delivery (USB PD). A USB4 connection needs to negotiate a USB PD contract before being established. A USB4 source must at least provide 7.5 W (5 V, 1.5 A) per port. A USB4 sink must require less than 250 mA (default), 1.5 A, or 3 A @ 5 V of power (depending on USB-C resistor configuration) before USB PD negotiation. With USB PD, up to 240 W of power is possible with 'Extended power range' (5 A at 48 V). For 'Standard Power range' up to 100 W is possible (5 A at 20 V).
The USB4 specification states that a design goal is to "Retain compatibility with existing ecosystem of USB and Thunderbolt products." Compatibility with Thunderbolt 3 is required for USB4 hubs; it is optional for USB4 hosts and USB4 peripheral devices. [22] Compatible products need to implement 40 Gbit/s mode, at least 15 W of supplied power, and the different clock; implementers need to sign the license agreement and register a Vendor ID with Intel. [23]
USB4 has 24 pins in a symmetrical USB type C shell. USB4 has 12 A pins on the top and 12 B pins on the bottom. [24]
USB4 has two lanes of differential SuperSpeed pairs. Lane one uses TX1+, TX1−, RX1+, RX1− and lane two uses TX2+, TX2−, RX2+, RX2−. USB4 transfers data at 20 Gbit/s per lane. USB4 also keeps the differential D+ and D− for USB 2.0 transfer. [25]
The CC configuration channels have the roles of creating a relationship between attached ports, detecting plug orientation due to the reversible USB type C shell, discovering the VBUS power supply pins, determining the lane ordering of the SuperSpeed lanes, and finally the USB protocol makes the CC configuration channel responsible for entering USB4 operation. [26]
Pin | Name | Description |
---|---|---|
A1 | GND | Ground return |
A2 | SSTXp1 ("TX1+") | SuperSpeed differential pair #1, TX, positive |
A3 | SSTXn1 ("TX1-") | SuperSpeed differential pair #1, TX, negative |
A4 | VBUS | Bus power |
A5 | CC1 | Configuration channel |
A6 | Dp1 | USB 2.0 differential pair, position 1, positive |
A7 | Dn1 | USB 2.0 differential pair, position 1, negative |
A8 | SBU1 | Sideband use (SBU) |
A9 | VBUS | Bus power |
A10 | SSRXn2 ("RX2-") | SuperSpeed differential pair #4, RX, negative |
A11 | SSRXp2 ("RX2+") | SuperSpeed differential pair #4, RX, positive |
A12 | GND | Ground return |
Pin | Name | Description |
---|---|---|
B12 | GND | Ground return |
B11 | SSRXp1 | SuperSpeed differential pair #2, RX, positive |
B10 | SSRXn1 | SuperSpeed differential pair #2, RX, negative |
B9 | VBUS | Bus power |
B8 | SBU2 | Sideband use (SBU) |
B7 | Dn2 | USB 2.0 differential pair, position 2, negative [lower-alpha 1] |
B6 | Dp2 | USB 2.0 differential pair, position 2, positive [lower-alpha 1] |
B5 | CC2 | Configuration channel |
B4 | VBUS | Bus power |
B3 | SSTXn2 | SuperSpeed differential pair #3, TX, negative |
B2 | SSTXp2 | SuperSpeed differential pair #3, TX, positive |
B1 | GND | Ground return |
USB4 is supported by:
During CES 2020, USB-IF and Intel stated their intention to allow USB4 products that support all the optional functionality as Thunderbolt 4 products. The first products compatible with USB4 were Intel's Tiger Lake processors, with more devices appearing around the end of 2020. [30] [31]
Brad Saunders, CEO of the USB Promoter Group, anticipates that most PCs with USB4 will support Thunderbolt 3, but for phones the manufacturers are less likely to implement Thunderbolt 3 support. [9]
On 3 March 2020, Cypress Semiconductor announced new Type-C power (PD) controllers supporting USB4, CCG6DF as dual port and CCG6SF as single-port. [32]
In November 2020, Apple unveiled MacBook Air (M1, 2020), MacBook Pro (13-inch, M1, 2020), and Mac mini (M1, 2020) featuring two USB4 ports.
AMD also stated that Zen 3+ (Rembrandt) processors will support USB4 [33] and released products do have this feature after a chipset driver update. [34] However, AMD has only announced support for USB 3.2 Gen 2×2 in Zen 4 processors that were released in September 2022. [35] [36] Intel supports Thunderbolt 3 and USB-C with the mobile 9th generation processors in 2019.
Universal Serial Bus (USB) is an industry standard that allows data exchange and delivery of power between many types of electronics. It specifies its architecture, in particular its physical interface, and communication protocols for data transfer and power delivery to and from hosts, such as personal computers, to and from peripheral devices, e.g. displays, keyboards, and mass storage devices, and to and from intermediate hubs, which multiply the number of a host's ports.
Digital Visual Interface (DVI) is a video display interface developed by the Digital Display Working Group (DDWG). The digital interface is used to connect a video source, such as a video display controller, to a display device, such as a computer monitor. It was developed with the intention of creating an industry standard for the transfer of uncompressed digital video content.
PCI Express, officially abbreviated as PCIe or PCI-e, is a high-speed serial computer expansion bus standard, designed to replace the older PCI, PCI-X and AGP bus standards. It is the common motherboard interface for personal computers' graphics cards, sound cards, hard disk drive host adapters, SSDs, Wi-Fi and Ethernet hardware connections. PCIe has numerous improvements over the older standards, including higher maximum system bus throughput, lower I/O pin count and smaller physical footprint, better performance scaling for bus devices, a more detailed error detection and reporting mechanism, and native hot-swap functionality. More recent revisions of the PCIe standard provide hardware support for I/O virtualization.
SATA is a computer bus interface that connects host bus adapters to mass storage devices such as hard disk drives, optical drives, and solid-state drives. Serial ATA succeeded the earlier Parallel ATA (PATA) standard to become the predominant interface for storage devices.
High-Definition Multimedia Interface (HDMI) is a proprietary audio/video interface for transmitting uncompressed video data and compressed or uncompressed digital audio data from an HDMI-compliant source device, such as a display controller, to a compatible computer monitor, video projector, digital television, or digital audio device. HDMI is a digital replacement for analog video standards.
ExpressCard, initially called NEWCARD, is an interface to connect peripheral devices to a computer, usually a laptop computer. The ExpressCard technical standard specifies the design of slots built into the computer and of expansion cards to insert in the slots. The cards contain electronic circuits and sometimes connectors for external devices. The ExpressCard standard replaces the PC Card standards.
DisplayPort (DP) is a proprietary digital display interface developed by a consortium of PC and chip manufacturers and standardized by the Video Electronics Standards Association (VESA). It is primarily used to connect a video source to a display device such as a computer monitor. It can also carry audio, USB, and other forms of data.
Universal Serial Bus 3.0, marketed as SuperSpeed USB, is the third major version of the Universal Serial Bus (USB) standard for interfacing computers and electronic devices. It was released in November 2008. The USB 3.0 specification defined a new architecture and protocol, named SuperSpeed, which included a new lane for a new signal coding scheme providing full-duplex data transfers that physically required five additional wires and pins, while preserving the USB 2.0 architecture and protocols and therefore keeping the original four pins and wires for the USB 2.0 backward-compatibility, resulting in nine wires in total and nine or ten pins at connector interfaces. The new transfer rate, marketed as SuperSpeed USB (SS), can transfer signals at up to 5 Gbit/s with nominal data rate of 500 MB/s after encoding overhead, which is about 10 times faster than High-Speed. USB 3.0 Type-A and B connectors are usually blue, to distinguish them from USB 2.0 connectors, as recommended by the specification. and by the initials SS.
The AMD 800 chipset series is a set of chipsets developed by AMD, released in 2009. The chipset series was revealed in its presentation slides during the AMD Financial Analyst Day 2007 held on December 13, 2007. This chipset series also marks the return of AMD to the workstation/server market after the completion of the ATI acquisition in October 2006 with the first server chipsets.
Mobile High-Definition Link (MHL) is an industry standard for a mobile audio/video interface that allows the connection of smartphones, tablets, and other portable consumer electronics devices to high-definition televisions (HDTVs), audio receivers, and projectors. The standard was designed to share existing mobile device connectors, such as Micro-USB, and avoid the need to add video connectors on devices with limited space for them.
Thunderbolt is the brand name of a hardware interface for the connection of external peripherals to a computer. It was developed by Intel in collaboration with Apple. It was initially marketed under the name Light Peak, and first sold as part of an end-user product on 24 February 2011.
USB Attached SCSI (UAS) or USB Attached SCSI Protocol (UASP) is a computer protocol used to move data to and from USB storage devices such as hard drives (HDDs), solid-state drives (SSDs), and thumb drives. UAS depends on the USB protocol, and uses the standard SCSI command set. Use of UAS generally provides faster transfers compared to the older USB Mass Storage Bulk-Only Transport (BOT) drivers.
SATA Express is a computer bus interface that supports both Serial ATA (SATA) and PCI Express (PCIe) storage devices, initially standardized in the SATA 3.2 specification. The SATA Express connector used on the host side is backward compatible with the standard SATA data connector, while it also provides two PCI Express lanes as a pure PCI Express connection to the storage device.
USB-C, or USB Type-C, is a 24-pin connector that supersedes previous USB connectors and can carry audio, video and other data, e.g., to drive multiple displays or to store a backup to an external drive. It can also provide and receive power, such as powering a laptop or a mobile phone. It is applied not only by USB technology, but also by other protocols, including Thunderbolt, PCIe, HDMI, DisplayPort, and others. It is extensible to support future standards.
Zen is the codename for the first iteration in a family of computer processor microarchitectures of the same name from AMD. It was first used with their Ryzen series of CPUs in February 2017. The first Zen-based preview system was demonstrated at E3 2016, and first substantially detailed at an event hosted a block away from the Intel Developer Forum 2016. The first Zen-based CPUs, codenamed "Summit Ridge", reached the market in early March 2017, Zen-derived Epyc server processors launched in June 2017 and Zen-based APUs arrived in November 2017.
VirtualLink was a proposed USB-C Alternate Mode that was historically intended to allow the power, video, and data required to power virtual reality headsets to be delivered over a single USB-C cable instead of a set of three different cables as it was in older headsets. The standard was supported by Nvidia, AMD, HTC Vive, Oculus VR, Valve, and Microsoft. The VirtualLink Consortium was chaired by Rambo Jacoby representing Nvidia. VirtualLink never launched successfully.
The ThinkPad P series line of workstation laptops produced by Lenovo and was introduced by the company as a successor to the previous ThinkPad W series. With 15.6" and 17.3" screens, the ThinkPad P series saw the reintroduction of physically large laptops into the ThinkPad line. Marketed largely as portable workstations, many P series laptops can be configured with high-end mobile workstation-class Intel processors as well as error correction code (ECC) memory and a discrete Nvidia Quadro GPU. The P series offers independent software vendor (ISV) certifications from software vendors such as Adobe and Autodesk for various computer-aided design (CAD) software. The P52 and P72 models are the last current Lenovo laptops with a dedicated magnesium structural frame.
Socket AM5 is a zero insertion force flip-chip land grid array (LGA) CPU socket designed by Advanced Micro Devices (AMD) that is used for AMD Ryzen microprocessors starting with the Zen 4 microarchitecture. AM5 was launched in September 2022 and is the successor to AM4.
{{cite web}}
: CS1 maint: numeric names: authors list (link)