UltraSPARC IV

Last updated
UltraSPARC IV
UltraSparcIV medium.JPG
UltraSPARC IV
General information
Designed by Sun Microsystems
Common manufacturer(s)
Performance
Max. CPU clock rate 1.05 GHz to 2.1 GHz
Architecture and classification
Instruction set SPARC V9
Physical specifications
Cores
  • 2
History
Predecessor UltraSPARC III
Successor SPARC64 VI

The UltraSPARC IVJaguar and follow-up UltraSPARC IV+Panther are microprocessors designed by Sun Microsystems and manufactured by Texas Instruments. They are the fourth generation of UltraSPARC microprocessors, and implement the 64-bit SPARC V9 instruction set architecture (ISA). The UltraSPARC IV was originally to be succeeded by the UltraSPARC V Millennium, which was canceled after the announcement of the Niagara, now UltraSPARC T1 microprocessor in early 2004. It was instead succeeded by the Fujitsu-designed SPARC64 VI.

Contents

The UltraSPARC IV was developed as part of Sun's Throughput Computing initiative, which included the UltraSPARC V Millennium, Gemini and UltraSPARC T1 Niagara microprocessors. Of the four original designs in the initiative, two reached production: the UltraSPARC IV and the UltraSPARC T1. Whereas the Millennium and Niagara implemented block multithreading - also known as coarse-grained multithreading, the UltraSPARC IV implemented chip-multithreading (CMP) — multiple single-thread cores.

The UltraSPARC IV was the first multi-core SPARC processor, released in March, 2004. [1] Internally, it implements two modified UltraSPARC III cores, and its physical packaging is identical to the UltraSPARC III with the exception of one pin. [2] The UltraSPARC III cores were improved in a variety of ways. Instruction fetch, store bandwidth, and data prefetching were optimized. The floating-point adder implements additional hardware to handle more not a number (NaN) and underflow cases to avoid exceptions. Both cores share a L2 cache with a capacity of up to 16 MB but have their own L2 cache tags.

The UltraSPARC IV contains 66 million transistors and measures 22.1 mm by 16.1 mm (356 mm2). It was fabricated by Texas Instruments in their 0.13 μm process.

The UltraSPARC IV+, released in mid-2005, is also a dual-core design, featuring enhanced processor cores and an on-chip L2 cache. It is fabricated on a 90 nanometer manufacturing process. The initial speed of the UltraSPARC IV+ was 1.5 GHz, 0.3 GHz less than the intended 1.8 GHz. In April, 2007 it was increased to 2.1 GHz. [3] It contains 295 million transistors. [4]

Servers using the UltraSPARC IV were released in September 2004. The UltraSPARC IV+ was released in Sun servers in September 2005. [5] Sun Fire V490, V890, E2900, E4900, E6900, E20K and E25K systems all use UltraSPARC IV and IV+ processors. These systems range from 4 to 72 processor sockets (8 to 144 cores).

Servers powered by the UltraSPARC IV+ processor were well received, allowing Sun to regain revenue lead in the RISC/UNIX server market in 2006. [6]

See also

Related Research Articles

SPARC

SPARC is a reduced instruction set computing (RISC) instruction set architecture (ISA) originally developed by Sun Microsystems. Its design was strongly influenced by the experimental Berkeley RISC system developed in the early 1980s. First developed in 1986 and released in 1987, SPARC was one of the most successful early commercial RISC systems, and its success led to the introduction of similar RISC designs from a number of vendors through the 1980s and 90s.

The IBM RS64 is a family of microprocessors that were used in the late 1990s in IBM's RS/6000 and AS/400 servers.

Simultaneous multithreading (SMT) is a technique for improving the overall efficiency of superscalar CPUs with hardware multithreading. SMT permits multiple independent threads of execution to better utilize the resources provided by modern processor architectures.

UltraSPARC

The UltraSPARC is a microprocessor developed by Sun Microsystems and fabricated by Texas Instruments, introduced in mid-1995. It is the first microprocessor from Sun to implement the 64-bit SPARC V9 instruction set architecture (ISA). Marc Tremblay was a co-microarchitect.

POWER5

The POWER5 is a microprocessor developed and fabricated by IBM. It is an improved version of the POWER4. The principal improvements are support for simultaneous multithreading (SMT) and an on-die memory controller. The POWER5 is a dual-core microprocessor, with each core supporting one physical thread and two logical threads, for a total of two physical threads and four logical threads.

SPARC64 is a microprocessor developed by HAL Computer Systems and fabricated by Fujitsu. It implements the SPARC V9 instruction set architecture (ISA), the first microprocessor to do so. SPARC64 was HAL's first microprocessor and was the first in the SPARC64 brand. It operates at 101 and 118 MHz. The SPARC64 was used exclusively by Fujitsu in their systems; the first systems, the Fujitsu HALstation Model 330 and Model 350 workstations, were formally announced in September 1995 and were introduced in October 1995, two years late. It was succeeded by the SPARC64 II in 1996.

UltraSPARC T1

Sun Microsystems' UltraSPARC T1 microprocessor, known until its 14 November 2005 announcement by its development codename "Niagara", is a multithreading, multicore CPU. Designed to lower the energy consumption of server computers, the CPU typically uses 72 W of power at 1.4 GHz.

Rock (processor)

Rock was a multithreading, multicore, SPARC microprocessor under development at Sun Microsystems. Canceled in 2010, it was a separate project from the SPARC T-Series (CoolThreads/Niagara) family of processors.

UltraSPARC T2

Sun Microsystems' UltraSPARC T2 microprocessor is a multithreading, multi-core CPU. It is a member of the SPARC family, and the successor to the UltraSPARC T1. The chip is sometimes referred to by its codename, Niagara 2. Sun started selling servers with the T2 processor in October 2007.

The SPARC Enterprise series is a range of UNIX server computers based on the SPARC V9 architecture. It was co-developed by Sun Microsystems and Fujitsu, and introduced in 2007. They were marketed and sold by Sun Microsystems, Fujitsu, and Fujitsu Siemens Computers under the common brand of "SPARC Enterprise", superseding Sun's Sun Fire and Fujitsu's PRIMEPOWER server product lines.

The SPARC64 V (Zeus) is a SPARC V9 microprocessor designed by Fujitsu. The SPARC64 V was the basis for a series of successive processors designed for servers, and later, supercomputers.

The hyperSPARC, code-named "Pinnacle", is a microprocessor that implements the SPARC Version 8 instruction set architecture (ISA) developed by Ross Technology for Cypress Semiconductor.

UltraSPARC III

The UltraSPARC III, code-named "Cheetah", is a microprocessor that implements the SPARC V9 instruction set architecture (ISA) developed by Sun Microsystems and fabricated by Texas Instruments. It was introduced in 2001 and operates at 600 to 900 MHz. It was succeeded by the UltraSPARC IV in 2004. Gary Lauterbach was the chief architect.

UltraSPARC II

The UltraSPARC II, code-named "Blackbird", is a microprocessor implementation of the SPARC V9 instruction set architecture (ISA) developed by Sun Microsystems. Marc Tremblay was the chief architect. Introduced in 1997, it was further development of the UltraSPARC operating at higher clock frequencies of 250 MHz, eventually reaching 650 MHz.

microSPARC

The microSPARC is a microprocessor implementing the SPARC V8 instruction set architecture (ISA) developed by Sun Microsystems. It was a low-end microprocessor intended for low-end workstations and embedded systems. The microprocessor was developed by Sun, but the floating-point unit (FPU) was licensed from Meiko Scientific. It contained 800,000 transistors.

SPARC T3

The SPARC T3 microprocessor is a multithreading, multi-core CPU produced by Oracle Corporation. Officially launched on 20 September 2010, it is a member of the SPARC family, and the successor to the UltraSPARC T2.

The IBM A2 is an open source massively multicore capable and multithreaded 64-bit Power ISA processor core designed by IBM using the Power ISA v.2.06 specification. Versions of processors based on the A2 core range from a 2.3 GHz version with 16 cores consuming 65 W to a less powerful, four core version, consuming 20 W at 1.4 GHz.

SPARC T4

The SPARC T4 is a SPARC multicore microprocessor introduced in 2011 by Oracle Corporation. The processor is designed to offer high multithreaded performance, as well as high single threaded performance from the same chip. The chip is the 4th generation processor in the T-Series family. Sun Microsystems brought the first T-Series processor to market in 2005.

MCST-R1000

The MCST R1000 is a 64-bit microprocessor developed by Moscow Center of SPARC Technologies (MCST) and fabricated by TSMC.

The SPARC T-series family of RISC processors and server computers, based on the SPARC V9 architecture, was originally developed by Sun Microsystems, and later by Oracle Corporation after its acquisition of Sun. Its distinguishing feature from earlier SPARC iterations is the introduction of chip multithreading (CMT) technology, a multithreading, multicore design intended to drive greater processor utilization at lower power consumption.

References

  1. ↑ "Sun plans to use UltraSparc IV chip to provide a superior server". TechSpot. September 13, 2004. Retrieved July 12, 2012.
  2. ↑ "UltraSPARC IV Processor Architecture Overview" (PDF). a copy of old www.sun.com site. Sun Microsystems. February 2004. Retrieved 2012-07-26.
  3. ↑ "Sun breaks omerta for UltraSPARC IV+ speed bump". The Register. April 4, 2007. Retrieved July 12, 2012.
  4. ↑ "UltraSPARC IV+". a copy of old www.sun.com site. Sun Microsystems. Retrieved 2012-07-26.
  5. ↑ "Sun revamps Unix servers with UltraSparc IV+". C-Net. September 20, 2005. Retrieved July 12, 2012.
  6. ↑ "Analyst Firm Shows Sun Gaining Market Share in Worldwide Server Market". WebWire. August 23, 2006. Retrieved 2012-07-26.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.