BBN Butterfly

Last updated

The BBN Butterfly was a massively parallel computer built by Bolt, Beranek and Newman in the 1980s. It was named for the "butterfly" multi-stage switching network around which it was built. Each machine had up to 512 CPUs, each with local memory, which could be connected to allow every CPU access to every other CPU's memory, although with a substantially greater latency (roughly 15:1) than for its own. The CPUs were commodity microprocessors. The memory address space was shared.

Contents

The first generation used Motorola 68000 processors, followed by a 68010 version. [1] The Butterfly connect was developed specifically for this computer. The second or third generation, GP-1000 models used Motorola 68020's and scaled to 256 CPUs. The later, TC-2000 models used Motorola MC88100's, and scaled to 512 CPUs. [2]

The Butterfly was initially developed as the Voice Funnel, a router for the ST-II protocol intended for carrying voice and video over IP networks. The Butterfly hardware was later used for the Butterfly Satellite IMP (BSAT) packet switch of DARPA's Wideband Packet Satellite Network which operated at multiple sites around the US over a shared 3 Mbit/s broadcast satellite channel. [3] In the late 1980s, this network became the Terrestrial Wideband Network, based on terrestrial T1 circuits instead of a shared broadcast satellite channel and the BSAT became the Wideband Packet Switch (WPS). Another DARPA sponsored project at BBN produced the Butterfly Multiprocessor Internet Gateway (Internet Router) to interconnect different types of networks at the IP layer. Like the BSAT, the Butterfly Gateway broke the contention of a shared bus minicomputer architecture that had been in use for Internet Gateways by combining the routing computations and I/O at the network interfaces and using the Butterfly's switch fabric to provide the network interconnections. This resulted in significantly higher link throughputs. [4]

The Butterfly began with a proprietary operating system called Chrysalis, but moved to a Mach kernel operating system in 1989. While the memory access time was non-uniform, the machine had SMP memory semantics, and could be operated as a symmetric multiprocessor.

The largest configured system with 128 processors was at the University of Rochester Computer Science Department. [5] Most delivered systems had about 16 processors. No known configurations appear to be in museums. At least one system is thought to be sitting within a DARPA autonomous vehicle.[ citation needed ]

TotalView, the parallel program debugger developed for the Butterfly, outlived the platform and was ported to a number of other massively parallel machines.

See also

Related Research Articles

<span class="mw-page-title-main">Router (computing)</span> Device that forwards data packets between computer networks

A router is a computer and networking device that forwards data packets between computer networks, including internetworks such as the global Internet.

<span class="mw-page-title-main">Process (computing)</span> Particular execution of a computer program

In computing, a process is the instance of a computer program that is being executed by one or many threads. There are many different process models, some of which are light weight, but almost all processes are rooted in an operating system (OS) process which comprises the program code, assigned system resources, physical and logical access permissions, and data structures to initiate, control and coordinate execution activity. Depending on the OS, a process may be made up of multiple threads of execution that execute instructions concurrently.

<span class="mw-page-title-main">Symmetric multiprocessing</span> The equal sharing of all resources by multiple identical processors

Symmetric multiprocessing or shared-memory multiprocessing (SMP) involves a multiprocessor computer hardware and software architecture where two or more identical processors are connected to a single, shared main memory, have full access to all input and output devices, and are controlled by a single operating system instance that treats all processors equally, reserving none for special purposes. Most multiprocessor systems today use an SMP architecture. In the case of multi-core processors, the SMP architecture applies to the cores, treating them as separate processors.

The 88000 is a RISC instruction set architecture developed by Motorola during the 1980s. The MC88100 arrived on the market in 1988, some two years after the competing SPARC and MIPS. Due to the late start and extensive delays releasing the second-generation MC88110, the m88k achieved very limited success outside of the MVME platform and embedded controller environments. When Motorola joined the AIM alliance in 1991 to develop the PowerPC, further development of the 88000 ended.

Multiprocessing is the use of two or more central processing units (CPUs) within a single computer system. The term also refers to the ability of a system to support more than one processor or the ability to allocate tasks between them. There are many variations on this basic theme, and the definition of multiprocessing can vary with context, mostly as a function of how CPUs are defined.

The end-to-end principle is a design framework in computer networking. In networks designed according to this principle, guaranteeing certain application-specific features, such as reliability and security, requires that they reside in the communicating end nodes of the network. Intermediary nodes, such as gateways and routers, that exist to establish the network, may implement these to improve efficiency but cannot guarantee end-to-end correctness.

<span class="mw-page-title-main">Raytheon BBN</span> American research and development company

Raytheon BBN is an American research and development company based in Cambridge, Massachusetts, United States.

<span class="mw-page-title-main">ARPANET</span> Early packet switching network (1969–1990)

The Advanced Research Projects Agency Network (ARPANET) was the first wide-area packet-switched network with distributed control and one of the first computer networks to implement the TCP/IP protocol suite. Both technologies became the technical foundation of the Internet. The ARPANET was established by the Advanced Research Projects Agency of the United States Department of Defense.

<span class="mw-page-title-main">Robert Kahn (computer scientist)</span> American computer scientist and Internet pioneer (born 1938)

Bob Kahn is an American electrical engineer who, along with Vint Cerf, first proposed the Transmission Control Protocol (TCP) and the Internet Protocol (IP), the fundamental communication protocols at the heart of the Internet.

<span class="mw-page-title-main">Pluribus</span>

The Pluribus multiprocessor was an early multi-processor computer designed by BBN for use as a packet switch in the ARPANET. Its design later influenced the BBN Butterfly computer.

<span class="mw-page-title-main">Interface Message Processor</span> Computer network device

The Interface Message Processor (IMP) was the packet switching node used to interconnect participant networks to the ARPANET from the late 1960s to 1989. It was the first generation of gateways, which are known today as routers. An IMP was a ruggedized Honeywell DDP-516 minicomputer with special-purpose interfaces and software. In later years the IMPs were made from the non-ruggedized Honeywell 316 which could handle two-thirds of the communication traffic at approximately one-half the cost. An IMP requires the connection to a host computer via a special bit-serial interface, defined in BBN Report 1822. The IMP software and the ARPA network communications protocol running on the IMPs was discussed in RFC 1, the first of a series of standardization documents published by what later became the Internet Engineering Task Force (IETF).

<span class="mw-page-title-main">Network Voice Protocol</span> Pioneering VoIP protocol

The Network Voice Protocol (NVP) was a pioneering computer network protocol for transporting human speech over packetized communications networks. It was an early example of Voice over Internet Protocol technology.

<span class="mw-page-title-main">Larry Roberts (computer scientist)</span> American electrical engineer and Internet pioneer

Larry Roberts was an American computer scientist and Internet pioneer.

The Voice Funnel was an experimental high-speed interface between digitized speech streams and a packet switching communications network, in particular the ARPANET. It was built in the time frame from 1979 to 1981. It may be viewed as an early Voice over IP voice and video telephone.

SIMNET was a wide area network with vehicle simulators and displays for real-time distributed combat simulation: tanks, helicopters and airplanes in a virtual battlefield. SIMNET was developed for and used by the United States military. SIMNET development began in the mid-1980s, was fielded starting in 1987, and was used for training until successor programs came online well into the 1990s.

The Worldwide Military Command and Control System, or WWMCCS, was a military command and control system implemented for command and control of the United States Department of Defense. It was created in the days following the Cuban Missile Crisis. WWMCCS was a complex of systems that encompassed the elements of warning, communications, data collection and processing, executive decision-making tools and supporting facilities. It was decommissioned in 1996 and replaced by the Global Command and Control System.

<span class="mw-page-title-main">Asymmetric multiprocessing</span>

An asymmetric multiprocessing system is a multiprocessor computer system where not all of the multiple interconnected central processing units (CPUs) are treated equally. For example, a system might allow only one CPU to execute operating system code or might allow only one CPU to perform I/O operations. Other AMP systems might allow any CPU to execute operating system code and perform I/O operations, so that they were symmetric with regard to processor roles, but attached some or all peripherals to particular CPUs, so that they were asymmetric with respect to the peripheral attachment.

<span class="mw-page-title-main">Butterfly network</span> Technique to link multiple computers into a high-speed network

A butterfly network is a technique to link multiple computers into a high-speed network. This form of multistage interconnection network topology can be used to connect different nodes in a multiprocessor system. The interconnect network for a shared memory multiprocessor system must have low latency and high bandwidth unlike other network systems, like local area networks (LANs) or internet for three reasons:

<span class="mw-page-title-main">Terrestrial Wideband Network</span>

The Terrestrial Wideband Network was a DARPA-sponsored experimental network designed to support research in high-speed networking protocols and distributed multimedia applications. It was built and operated by BBN Technologies from May 1989 to about 1991; although originally planned to turn into the Defense Research Internet, it instead evolved into the Defense Simulation Internet.

<span class="mw-page-title-main">David Walden</span> American computer scientist (1942–2022)

David Corydon Walden was an American computer scientist and Internet pioneer who contributed to the engineering development of the ARPANET, a precursor of the modern Internet. He specifically contributed to the Interface Message Processor, which was the packet switching node for the ARPANET. Walden was a contributor to IEEE Computer Society's Annals of the History of Computing and was a member of the TeX Users Group.

References

  1. ↑ Rettberg, R; Wyman, С; Hunt, D.; Hoffman, M.; Carvey, P.; Hyde, B.; Clark, W.; Kraley, M. (August 1979). "Development of a Voice Funnel". System: Design Report. Report No. 4098. Bolt Beranek and Newman Inc.
  2. ↑ Amestoy, Patrick R.; Daydé, Michel J.; Duff, Iain S.; Morère, Pierre (October 9, 1992), "Linear Algebra Calculations on a virtual shared memory computer", Int Journal of High Speed Computing, vol. 7 (published 1992), pp. 21–43, CiteSeerX   10.1.1.37.8448
  3. ↑ Edmond, Winston; Blumenthal, Steven; Echenique, Andres; Storch, Steven; Calderwood, Tom; Rees, Tom (August 6, 1986), "The Butterfly Satellite IMP for the Wideband Packet Satellite Network", ACM SIGCOMM, Stowe, VT (published 1986), pp. 194–202
  4. ↑ Partridge, Craig; Blumenthal, Steven (January 2006). "Data Networking at BBN". IEEE Annals of the History of Computing. 28 (1). Washington, DC: IEEE Computer Society: 56–71. doi:10.1109/mahc.2006.7. S2CID   16881178.
  5. ↑ Leblanc, T. J.; Scott, M.L.; Brown, C.M. (September 1, 1988), Large-Scale Parallel Programming: Experience with the BBN Butterfly Parallel Processor, University of Rochester Computer Science Department, hdl:1802/15082
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.