SDS 9 Series

Last updated
SDS 930 at Swissair, 1966 SDS 930.jpg
SDS 930 at Swissair, 1966

The SDS 9 Series computers are a backward compatible line of transistorized computers produced by Scientific Data Systems in the 1960s and 1970s. This line includes the SDS 910, SDS 920, SDS 925, SDS 930 , SDS 940 , and the SDS 945. The SDS 9300 is an extension of the 9xx architecture. The 1965 SDS 92 is an incompatible 12-bit system built using monolithic integrated circuits.

Contents

The 910 and 920 were first shipped in August, 1962. The 9300 was announced in June, 1963. [1] The 925 and 930 were announced in 1964. [1] The 940 was announced in 1965, [2] and the 945 in 1968. [3]

The 9 series was replaced by the SDS Sigma series.

General description

All systems are 24-bit single address machines. Programmer-accessible registers are A (accumulator), B (extension), X (index), and P (program counter—14 bits), plus an overflow indicator. The 9300 has three index registers X1 through X3 which can be used as base registers to allow access to memory above 16K words. The W and Y registers are used for input/output.

Maximum address space is 214 or 16,384 words (16 KW—64 K char) on the 910 and 920. The 9300 and 930 support up to 32K (128 K char), and the 940 and 945 support up to 64K (256 K char), although the method for accessing the memory above 16K differs.

Data formats

Fixed point data is 24-bits, two's complement, big-endian.

Floating point is implemented in software using "programmed operators", except on the SDS 9300 which has hardware floating point. All floating point numbers are stored as 48-bit double words. Single precision has a 24-bit signed fraction and a 9-bit signed exponent, double precision has a 39-bit fraction and a 9-bit exponent. Both the exponent and the fraction are stored in big-endian twos-complement format. The binary point is assumed to be immediately left of the high-order bit of the fraction. The value of the number is F*2E, where F is the fraction and E is the exponent.

The floating point formats are:

Double precision floating point     +-+-----------------------+     |±| Fraction              | high-order word     +-+-----------+-+---------+     | frac(cont)  |±|exponent | low-order word     +-------------+-+---------+ bit  0             1         2                    5         3 High-order word:   bit   0    fraction sign   bits  1-23 high-order part of fraction  Low-order word:   bits  0-14 low-order part of fraction    bit  15    exponent sign   bits 16-23 exponent  
Single precision floating point     +-+-----------------------+     |±| Fraction              | high-order word     +-+-----------+-+---------+     | not used    |±|exponent | low-order word     +-------------+-+---------+ bit  0             1         2                    5         3 The format is the same as double precision except that only 24 bits of fraction are used. 

Address generation

For address generation, indexing, if specified, is performed before indirection. The word at the effective indirect address is decoded as if it were an instruction (except that the instruction code is ignored), allowing an indirect address to also specify indirection or indexing. Multiple levels of indirect addressing are allowed.

Programmed operators

The programmed operator facility allows the instruction code field to indicate a call to a vector of subroutine addresses. The six bit instruction code allows up to 64 programmed operators (octal 00 through 77). If the P bit is set, an instruction code of xx is treated as a call to location 1xx (octal). The location of the POP instruction is saved in location zero. Bit zero of location zero is set to the current value of the overflow indicator and the indicator is reset. Bit 9 of location zero is set to '1'b to indicate an indirect address, allowing the programmed operator routine to indirectly access the data specified in the address of the POP instruction.

SDS 910

Main memory on the 910 is 2048 to 16384 words of magnetic-core memory with a cycle time of 8 μs. A fixed-point add instruction takes 16 μs, a fixed-point multiply takes 248 μs. Two hardware interrupts are standard with up to 896 more optional.

The instruction format for the 910 and 920 systems is as follows:

    +-+-+-+------+-+--------------+     |0|X|P|Opcode|I|  Address     |     +-+-+-+------+-+--------------+                     1            2 bit  0 1 2 3    8 9 0            3  Bits 0-2 are called the "tag"  Bit   0     is always zero. Bit   1     '1'b indicates that the operand address is to be indexed. Bit   2     '1'b indicates that this instruction              is a programmed operator (POP). Bits  3-8   is the instruction code or programmed-operator id. Bit   9     '1'b indicates that the operand address shall be indirected             (indexing preceding indirecting), potentially recursively. Bits 10-23  Contain the operand address. 

The SDS 910 weighed about 900 pounds (410 kg). [4]

SDS 920

Main memory on the 920 is 4096 to 16384 words of magnetic core memory. The fixed-point add time is the same as the 910 (16 μs), but the fixed-point multiply is roughly twice as fast at 128 μs. The 920 can have up to 1024 priority interrupts.

The 920 weighed about 1,000 pounds (450 kg). [5]

SDS 930

The 930 offers a "memory extension system" that allows addressing more than 16284 words. Two 3-bit "Extend Memory Registers", called EM2 and EM3, are provided which can be loaded with a value to be used as the high-order three bits of the effective address. Addresses 000008–177778 (the first 8192 words of memory) are always unmodified. If the high-order octal digit of the address in the instruction is two the contents of EM2 replaces the high-order digit in the effective address; when the digit is three the contents of EM3 are used.

To retain compatibility with earlier models. when the computer is started the value in EM2 is set to 2 and EM3 to 3, allowing programs to address the first 16384 words of memory. These registers can be loaded by the program.

The program loader uses the high-order bit of the instruction, ignored by all models, as a flag indicating that the instruction currently being loaded is to be relocated.

930 memory has a cycle time of 1.75 μs. A fixed-point add takes 3.5 μs, and a fixed-point multiply 7.0 μs. The priority interrupt system allows 2–38 input/output interrupts and up to 896 system interrupts.

The instruction format for the 930 system is compatible with prior systems except for the bits used for extended memory:

    +-+-+-+------+-+--+----------+     |0|X|P|Opcode|I|EM| Address  |     +-+-+-+------+-+--+----------+ bit  0 1 2 3    3 9 11 1        2                     01 2        3 Bits 10 and 11 specify either no extended memory  (EM='00'b—references first 8K words of memory) or prepend the contents of  EM2 (EM='10'b) or  EM3 (EM='11'b)  to form the effective address. 

SDS 940

The 940 adds modes of operation to support multiple users. The operating mode of previous models is renamed normal mode. A new monitor mode limits access to input/output and certain privileged instructions. A user mode is used to run users' application programs.

A set of memory map registers is used to map virtual addresses to physical. There are eight memory map registers, each mapping 2K words, to provide an address space of 16K.

The instruction format for normal mode is the same as for the 930. Addressing differs between user mode and monitor mode. [6] :p.6

SDS 940 user mode instruction format:     +-+-+-+------+-+---+---------+     |U|X|P|Opcode|I|Blk| Address |     +-+-+-+------+-+---+---------+ bit  0 1 2 3    3 9 1   1       2                     0   3       3 Bit 0 is ignored in user mode unless bit position 2 (P) indicates that this is a programmed operator.   In this case a '1'b in bit position 0 indicates that this is a "system POP", or "SYSPOP", instead of a standard programmed operator.  In user mode bit positions 10–12 "constitute a virtual memory block number", that is specify a memory map register, and bits 13–23 "specify a location within the virtual memory block." The contents of the memory map register are prepended to instruction bits 13–23 to form the effective address. 

Memory map

The 940 accesses memory through a memory map [note 1] to provide virtual memory. The map formats differ slightly between a user memory map and a monitor memory map.

For programs running in user mode, the high-order three bits of the address field of an instruction serve as an index to an array of eight registers (R0-R7). [note 2] Each register contains a 5-bit value (Rn) which is prepended to the low-order 11 bits of the instruction address field to form the 16-bit physical address. This divides virtual memory logically into eight blocks of 2048 words each. The registers allow access to 16K words at any one time out of a possible 32K words of physical memory. A sixth bit (Pn) in each register indicates a read-only block of storage. Rn=0 and Pn=1 indicates an unassigned block, and any reference causes a trap. The map registers can only be set in monitor mode.

The memory map for monitor mode is similar. There are no P bits; the R0–R5 equivalents, called M0–M5, contain the read-only values 0–5, providing direct access to physical addresses 0–8K-1 (00000–177778). For addresses in the range 8K–12K-1 (20000–277778) memory extension register EM2 is used to form the physical address as it is in normal mode. For addresses 12K–16K-1 (30000–377778) the contents of memory map registers M6 and M7 are used to form the address.

The monitor can use either the monitor memory map or the user memory map, determined by the value of bit 0 of the instruction. This allows the monitor access to the user's address space.

System programmed operators

In user mode, programmed operators function the same as normal mode, accessing the user's virtual locations 100-1778. The 940 also includes a facility to execute System Programmed operators (SYSPOPS), used to call monitor services. When a SYSPOP is encountered in user mode (instruction bits 0 and 2 are '1'b), the computer first enters monitor mode and then accesses the vector of instructions at the monitor's (physical) 100-1778.

SDS 945

The 945 is an upgrade of the 940 time-sharing system. It was advertised as being able to "support up to 24 simultaneous users and up to 64 authorized users." [3]

MAGPAK

The MAGPAK 9446 tape drive subsystem and associated 9401 tape cartridge [7] was developed by SDS for the SDS 900 series and announced in May 1964 [8] Each tape drive unit consists of two independently controlled magnetic tape drives mounted on a standard 10½-inch by 19-inch panel. [9] Data are recorded at 7.5 inches per second and 1,400 bits per inch. [7] The 9448 Tape Control Unit connects the tape drive unit to any Series 900 system. [7] The tape cartridge contains approximately 600 feet of Mylar tape with two independent tracks each holding approximately 1.5 million IBM characters (6 bits plus parity) yielding a capacity of approximately 4 million six bit characters per cartridge.

Software

The primary operating system for the line, excluding the 940 and 945, is the MONARCH operating system. MONARCH is a single-task batch operating system. Originally resident on magnetic tape, later versions can reside on a head-per-track magnetic disk called a RAD (Rapid Access Data) File. MONARCH is not an executive system, since application programs have control of all the resources of the computer when running. Instead it is a monitor, providing job-to-job transition and supporting services to applications.

The monitor routine accepts control information which, among other things, may include a request to load and execute a specified standard system routine. The monitor performs its functions between jobs and does not exercise control over the execution of a program once that program has been loaded and the monitor has transferred control to it.
...
That portion of the monitor which remains in core memory during program execution consists of the Monitor Bootstrap Routine and the Unit Assignment Table.

Other standard system routines that are included in the monitor are: [10]

By 1969 an ALGOL 60 compiler was available. [11]

Notes

  1. The use of memory map registers was carried forward to the 32-bit Sigma computers.
  2. Physically the memory map is contained in two 24-bit registers RL1 and RL2, each of which is set and cleared as a unit.

Related Research Articles

<span class="mw-page-title-main">Data General Nova</span> 16-bit minicomputer series

The Data General Nova is a series of 16-bit minicomputers released by the American company Data General. The Nova family was very popular in the 1970s and ultimately sold tens of thousands of units.

<span class="mw-page-title-main">PDP-10</span> 36-bit computer by Digital (1966–1983)

Digital Equipment Corporation (DEC)'s PDP-10, later marketed as the DECsystem-10, is a mainframe computer family manufactured beginning in 1966 and discontinued in 1983. 1970s models and beyond were marketed under the DECsystem-10 name, especially as the TOPS-10 operating system became widely used.

<span class="mw-page-title-main">PDP-8</span> Minicomputer product line

The PDP-8 is a 12-bit minicomputer that was produced by Digital Equipment Corporation (DEC). It was the first commercially successful minicomputer, with over 50,000 units being sold over the model's lifetime. Its basic design follows the pioneering LINC but has a smaller instruction set, which is an expanded version of the PDP-5 instruction set. Similar machines from DEC are the PDP-12 which is a modernized version of the PDP-8 and LINC concepts, and the PDP-14 industrial controller system.

The Honeywell 6000 series computers were rebadged versions of General Electric's 600-series mainframes manufactured by Honeywell International, Inc. from 1970 to 1989. Honeywell acquired the line when it purchased GE's computer division in 1970 and continued to develop them under a variety of names for many years.

<span class="mw-page-title-main">IBM 1620</span> Small IBM scientific computer released in 1959

The IBM 1620 was announced by IBM on October 21, 1959, and marketed as an inexpensive scientific computer. After a total production of about two thousand machines, it was withdrawn on November 19, 1970. Modified versions of the 1620 were used as the CPU of the IBM 1710 and IBM 1720 Industrial Process Control Systems.

<span class="mw-page-title-main">IBM 7090</span> Mainframe computer

The IBM 7090 is a second-generation transistorized version of the earlier IBM 709 vacuum tube mainframe computer that was designed for "large-scale scientific and technological applications". The 7090 is the fourth member of the IBM 700/7000 series scientific computers. The first 7090 installation was in December 1959. In 1960, a typical system sold for $2.9 million or could be rented for $63,500 a month.

<span class="mw-page-title-main">IBM 700/7000 series</span> Mainframe computer systems made by IBM through the 1950s and early 1960s

The IBM 700/7000 series is a series of large-scale (mainframe) computer systems that were made by IBM through the 1950s and early 1960s. The series includes several different, incompatible processor architectures. The 700s use vacuum-tube logic and were made obsolete by the introduction of the transistorized 7000s. The 7000s, in turn, were eventually replaced with System/360, which was announced in 1964. However the 360/65, the first 360 powerful enough to replace 7000s, did not become available until November 1965. Early problems with OS/360 and the high cost of converting software kept many 7000s in service for years afterward.

<span class="mw-page-title-main">IBM 1130</span> 16-bit IBM minicomputer introduced in 1965

The IBM 1130 Computing System, introduced in 1965, was IBM's least expensive computer at that time. A binary 16-bit machine, it was marketed to price-sensitive, computing-intensive technical markets, like education and engineering, succeeding the decimal IBM 1620 in that market segment. Typical installations included a 1 megabyte disk drive that stored the operating system, compilers and object programs, with program source generated and maintained on punched cards. Fortran was the most common programming language used, but several others, including APL, were available.

<span class="mw-page-title-main">HP 2100</span> Mid-1960s 16-bit computer series by Hewlitt Packard

The HP 2100 is a series of 16-bit minicomputers that were produced by Hewlett-Packard (HP) from the mid-1960s to early 1990s. Tens of thousands of machines in the series were sold over its twenty-five year lifetime, making HP the fourth largest minicomputer vendor during the 1970s.

The TMS9900 was one of the first commercially available, single-chip 16-bit microprocessors. Introduced in June 1976, it implemented Texas Instruments' TI-990 minicomputer architecture in a single-chip format, and was initially used for low-end models of that lineup.

<span class="mw-page-title-main">Scientific Data Systems</span> American computer company

Scientific Data Systems (SDS), was an American computer company founded in September 1961 by Max Palevsky, Arthur Rock and Robert Beck, veterans of Packard Bell Corporation and Bendix, along with eleven other computer scientists. SDS was an early adopter of integrated circuits in computer design and the first to employ silicon transistors. The company concentrated on larger scientific workload focused machines and sold many machines to NASA during the Space Race. Most machines were both fast and relatively low priced. The company was sold to Xerox in 1969, but dwindling sales due to the oil crisis of 1973–74 caused Xerox to close the division in 1975 at a loss of hundreds of millions of dollars. During the Xerox years the company was officially Xerox Data Systems (XDS), whose machines were the Xerox 500 series.

In computer architecture, 24-bit integers, memory addresses, or other data units are those that are 24 bits wide. Also, 24-bit central processing unit (CPU) and arithmetic logic unit (ALU) architectures are those that are based on registers, address buses, or data buses of that size.

The SDS 940 was Scientific Data Systems' (SDS) first machine designed to directly support time-sharing. The 940 was based on the SDS 930's 24-bit CPU, with additional circuitry to provide protected memory and virtual memory.

<span class="mw-page-title-main">SDS 930</span> Commercial 24-bit computer using bipolar junction transistors sold in the 1960s

The SDS 930 was a commercial 24-bit computer using bipolar junction transistors sold by Scientific Data Systems. It was announced in December 1963, with first installations in June 1964.

<span class="mw-page-title-main">SDS Sigma series</span>

The SDS Sigma series is a series of third generation computers that were introduced by Scientific Data Systems of the United States in 1966. The first machines in the series are the 16-bit Sigma 2 and the 32-bit Sigma 7; the Sigma 7 was the first 32-bit computer released by SDS. At the time, the only competition for the Sigma 7 was the IBM 360.

<span class="mw-page-title-main">LINC-8</span>

LINC-8 was the name of a minicomputer manufactured by Digital Equipment Corporation between 1966 and 1969. It combined a LINC computer with a PDP-8 in one cabinet, thus being able to run programs written for either of the two architectures.

The PDP-11 architecture is a CISC instruction set architecture (ISA) developed by Digital Equipment Corporation (DEC). It is implemented by central processing units (CPUs) and microprocessors used in PDP-11 minicomputers. It was in wide use during the 1970s, but was eventually overshadowed by the more powerful VAX architecture in the 1980s.

Each time Intel launched a new microprocessor, they simultaneously provided a System Development Kit (SDK) allowing engineers, university students, and others to familiarise themselves with the new processor's concepts and features. The SDK single-board computers allowed the user to enter object code from a keyboard or upload it through a communication port, and then test run the code. The SDK boards provided a system monitor ROM to operate the keyboard and other interfaces. Kits varied in their specific features but generally offered optional memory and interface configurations, a serial terminal link, audio cassette storage, and EPROM program memory. Intel's Intellec development system could download code to the SDK boards.

ICT 1900 was a family of mainframe computers released by International Computers and Tabulators (ICT) and later International Computers Limited (ICL) during the 1960s and 1970s. The 1900 series was notable for being one of the few non-American competitors to the IBM System/360, enjoying significant success in the European and British Commonwealth markets.

<span class="mw-page-title-main">WD16</span> Processor produced by Western Digital

The WD16 is a 16-bit microprocessor introduced by Western Digital in October 1976. It is based on the MCP-1600 chipset, which formed the basis of the DEC LSI-11 low-end minicomputer and the Pascal MicroEngine processor designed specifically to run the UCSD p-System efficiently. Each used different microcode. The WD16 implements an extension of the PDP-11 instruction set architecture but is not machine code compatible with the PDP-11. The instruction set and microcoding were created by Dick Wilcox and Rich Notari. The WD16 is an example of orthogonal CISC architecture. Most two-operand instructions can operate memory-to-memory with any addressing mode and some instructions can result in up to ten memory accesses.

References

  1. 1 2 Calkins, Keith. "The COMPUTER That Will Not Die: The SDS SIGMA 7" . Retrieved Nov 7, 2015.
  2. American Nuclear Society (1965). "<none>". Nuclear News. No. vol 8. Retrieved Nov 10, 2015.
  3. 1 2 "Eight Years Ago: May 29, 1968". Computerworld. May 31, 1976. Retrieved Nov 10, 2015.
  4. Weik, Martin H. (Jan 1964). "SDS 910". ed-thelen.org. A Fourth Survey of Domestic Electronic Digital Computing Systems.
  5. Weik, Martin H. (Jan 1964). "SDS 920". ed-thelen.org. A Fourth Survey of Domestic Electronic Digital Computing Systems.
  6. Xerox Data Systems (October 1969). Reference Manual XDS 940 Computer (PDF). Retrieved Nov 12, 2015.
  7. 1 2 3 "Technical Manual - MAGPAK SERIAL MAGNETIC TAPE SYSTEM MODELS 9446/9448" (PDF). Bitsavers. SDS. October 1965. Retrieved March 17, 2019.
  8. "SDS MAGPAK TAKES THE GRIEF OUT OF SMALL COMPUTER OPERATION". Datamation. May 1964. p. 2-3.
  9. "SDS 900 SERIES MAGPAK". archive.org. SDS. c. 1964.
  10. Scientific Data Systems (Nov 1964). SDS Monarch Reference Manual 900 Series Computers (PDF). Retrieved Dec 27, 2015.
  11. Scientific Data Systems (Dec 1969). MONARCH Reference Manual for 900 Series/9300 Computers (PDF). Retrieved Dec 30, 2015.