Transformer read-only storage

Last updated
Transformer matrix ROM (TROS), from the IBM System/360 Model 40 IBM 360 20 TROS.jpg
Transformer matrix ROM (TROS), from the IBM System/360 Model 40

Transformer read-only storage (TROS) was a type of read-only memory (ROM) used between the mid-1940s to the late 1960s, prior to the common use of semiconductor ROM. TROS consisted of wires fed through and around transformer cores. The wires would register binary digits (1s and 0s) through inductance and separate wires sensing the change in current.

Contents

Transformer read-only storages were first invented by T. L. Dimond in 1945 at Bell Laboratories for the No. 5 Crossbar switch to assist in the automatic message accounting (AMA) equipment. Later applications include the Bell Laboratories Model 6 computer and the IBM System/360 Model 20 and Model 40. [1] TROS was considered simple in design, albeit with flaws that discouraged later applications due to demands for higher computer performance.

Overview

TROS was created by IBM as a read-only storage method for storing microcode for IBM computers. TROS used stacks of removable Mylar flexible printed wiring sheets that fitted onto fixed transformer bases. It was used on the IBM System/360 Model 20, IBM System/360 Model 40 and the Type 2841 file control unit. [2]

Structure

The design of TROS is based on induced current from wires passing through magnetic ring-shaped transformer cores. Wires, called word lines, are threaded through and out of these ring-shaped cores. Another wire, called a sense winding, would wrap around one part of the transformer core. [1]

The first version of TROS used large permalloy cores as magnetic cores. The permalloy cores would be placed side by side, with the hole of the core facing upwards for word lines to go through. Magnet wire was used as word lines for this version of TROS. The sense winding would connect to a gas tube. [3]

Later designs for the IBM System/360 had removable sheets of Mylar with embedded copper wiring as the word lines. These sheets would surround a transformer core consisting of a U-shaped and I-shaped ferrite core. [1] [2] The copper wiring would be arranged in a grid-like pattern, with some lines disconnected to allow the current to pass through or around a core. The sense windings would wind around the I-shaped section of the ferrite core, with the sense windings connected to output connections.

To retrieve memory from TROS, a pulse of electricity would pass through one of the word lines. Whenever a current passes through a transformer core, a current is induced into the sense winding. A separate system (such as a gas tube) would detect this current in the sense winding and register a 1. Subsequently, a 0 would be registered if no current was detected.

History

The earliest form of TROS was developed by T. L. Dimond in 1945 for the No. 5 Crossbar switch. Within Bell Laboratories, TROS was called the Dimond ring translator. [3] Its purpose was to convert an equipment number to a directory number for the AMA equipment in the Crossbar switch, which billed phone calls.

In 1959, TROS was used in the Scientific Computer and Modular Processor (SCAMP) project by the IBM Hursley team. [4] The SCAMP project would be scrapped in favor of a larger project that would be worked on by multiple IBM teams. In 1963, based on their experience with TROS, the Hursley team chose TROS to be implemented in the new IBM System/360 family of computers to run microcode. [5]

Card-capacitor read-only storage (CCROS) was also considered for the System/360, with both TROS and CCROS being developed for the System/360. Due to unexpectedly high amounts of electrical noise from CCROS, the Hursley team chose TROS to be used for the Model 20 and Model 40, with CCROS implemented in the Model 30. [2] This version of TROS had sheets of Mylar with copper wiring, making manufacturing and code adjustments easier.

Larger models of the System/360 would alternatively use the faster balanced-capacitor read-only storage (BCROS) to accommodate the desired higher performance. By the late 1960s, semiconductor memory had gotten cheaper, was easier to store, and could hold more memory than TROS, rendering TROS obsolete. [2]

Use

TROS memory was used to store microcode for mainframe computers and intelligent controllers used to control sophisticated storage devices such as disk drives and tape drives. If there were a bug in the microcode it was possible to rework it by replacing one or more of the printed wiring sheets, thereby changing the contents of the microcode memory.

Limitations

TROS was known to be slower than other forms of read-only memory around the 1960s. [1] TROS had a cycle time of 600 nanoseconds and an access time of 240 nanoseconds on a 105 bit storage. BCROS, although smaller in memory size, had a cycle time of 200 nanoseconds and an access time of 90 nanoseconds. [2] [6] CCROS had an access time of 10 microseconds for 107 bit storage and 100 nanoseconds for 104 bit storage. [7]

TROS was also difficult to alter once word lines were threaded. Typically, word lines that needed to be changed were disconnected and left in the system, while a new wire was threaded. [8] This limitation was overcome with the use of Mylar sheets, allowing for easy removal and installation of new word lines.

In some cases, output signals could be registered without the word line threading through a transformer. Word lines placed too close to one another would create a capacitance, causing the current to flow to a neighboring word line. This accidental flow of current resulted in another transformer core sensing a stray signal. [1]

Related Research Articles

A control store is the part of a CPU's control unit that stores the CPU's microprogram. It is usually accessed by a microsequencer. A control store implementation whose contents are unalterable is known as a Read Only Memory (ROM) or Read Only Storage (ROS); one whose contents are alterable is known as a Writable Control Store (WCS).

In processor design, microcode serves as an intermediary layer situated between the central processing unit (CPU) hardware and the programmer-visible instruction set architecture of a computer. It consists of a set of hardware-level instructions that implement higher-level machine code instructions or control internal finite-state machine sequencing in many digital processing components. While microcode is utilized in general-purpose CPUs in contemporary desktops, it also functions as a fallback path for scenarios that the faster hardwired control unit is unable to manage.

<span class="mw-page-title-main">IBM System/360</span> IBM mainframe computer family (1964–1977)

The IBM System/360 (S/360) is a family of mainframe computer systems that was announced by IBM on April 7, 1964, and delivered between 1965 and 1978. It was the first family of computers designed to cover both commercial and scientific applications and a complete range of applications from small to large. The design distinguished between architecture and implementation, allowing IBM to release a suite of compatible designs at different prices. All but the only partially compatible Model 44 and the most expensive systems use microcode to implement the instruction set, featuring 8-bit byte addressing and binary, decimal and hexadecimal floating-point calculations.

<span class="mw-page-title-main">Dynamic random-access memory</span> Type of computer memory

Dynamic random-access memory is a type of random-access semiconductor memory that stores each bit of data in a memory cell, usually consisting of a tiny capacitor and a transistor, both typically based on metal–oxide–semiconductor (MOS) technology. While most DRAM memory cell designs use a capacitor and transistor, some only use two transistors. In the designs where a capacitor is used, the capacitor can either be charged or discharged; these two states are taken to represent the two values of a bit, conventionally called 0 and 1. The electric charge on the capacitors gradually leaks away; without intervention the data on the capacitor would soon be lost. To prevent this, DRAM requires an external memory refresh circuit which periodically rewrites the data in the capacitors, restoring them to their original charge. This refresh process is the defining characteristic of dynamic random-access memory, in contrast to static random-access memory (SRAM) which does not require data to be refreshed. Unlike flash memory, DRAM is volatile memory, since it loses its data quickly when power is removed. However, DRAM does exhibit limited data remanence.

<span class="mw-page-title-main">Magnetic-core memory</span> Type of computer memory used from 1955 to 1975

Magnetic-core memory was the predominant form of random-access computer memory for 20 years between about 1955 and 1975. Such memory is often just called core memory, or, informally, core.

Thin-film memory is a high-speed alternative to magnetic-core memory developed by Sperry Rand in a government-funded research project.

Semiconductor memory is a digital electronic semiconductor device used for digital data storage, such as computer memory. It typically refers to devices in which data is stored within metal–oxide–semiconductor (MOS) memory cells on a silicon integrated circuit memory chip. There are numerous different types using different semiconductor technologies. The two main types of random-access memory (RAM) are static RAM (SRAM), which uses several transistors per memory cell, and dynamic RAM (DRAM), which uses a transistor and a MOS capacitor per cell. Non-volatile memory uses floating-gate memory cells, which consist of a single floating-gate transistor per cell.

In computing, channel I/O is a high-performance input/output (I/O) architecture that is implemented in various forms on a number of computer architectures, especially on mainframe computers. In the past, channels were generally implemented with custom devices, variously named channel, I/O processor, I/O controller, I/O synchronizer, or DMA controller.

<span class="mw-page-title-main">IBM System/360 Model 30</span> IBM computer model from 1960s

The IBM System/360 Model 30 was a low-end member of the IBM System/360 family. It was announced on April 7, 1964, shipped in 1965, and withdrawn on October 7, 1977. The Model 30 was designed by IBM's General Systems Division in Endicott, New York, and manufactured in Endicott and other IBM manufacturing sites outside of U.S.

<span class="mw-page-title-main">IBM System/360 Model 67</span> 1967 IBM mainframe model with virtual memory and 32-bit addressing

The IBM System/360 Model 67 (S/360-67) was an important IBM mainframe model in the late 1960s. Unlike the rest of the S/360 series, it included features to facilitate time-sharing applications, notably a Dynamic Address Translation unit, the "DAT box", to support virtual memory, 32-bit addressing and the 2846 Channel Controller to allow sharing channels between processors. The S/360-67 was otherwise compatible with the rest of the S/360 series.

<span class="mw-page-title-main">Read-only memory</span> Electronic memory that cannot be changed

Read-only memory (ROM) is a type of non-volatile memory used in computers and other electronic devices. Data stored in ROM cannot be electronically modified after the manufacture of the memory device. Read-only memory is useful for storing software that is rarely changed during the life of the system, also known as firmware. Software applications for programmable devices can be distributed as plug-in cartridges containing ROM.

The IBM 2365 Processor Storage is a magnetic-core memory storage unit that is a component of the IBM System/360 models 65, 67, 75 and 85 computers, which were released between 1965 and 1968.

<span class="mw-page-title-main">IBM System/360 Model 20</span> Low-end IBM computer model from 1960s

The IBM System/360 Model 20 is the smallest member of the IBM System/360 family announced in November 1964. The Model 20 supports only a subset of the System/360 instruction set, with binary numbers limited to 16 bits and no floating point. In later years it would have been classified as a 16-bit minicomputer rather than a mainframe, but the term "minicomputer" was not current, and in any case IBM wanted to emphasize the compatibility of the Model 20 rather than its differences from the rest of the System/360 line. It does, however, have the full System/360 decimal instruction set, that allows for addition, subtraction, product, and dividend of up to 31 decimal digits.

<span class="mw-page-title-main">IBM System/360 Model 40</span> IBM computer model from 1960s

The IBM System/360 Model 40 was a mid-range member of the IBM System/360 family. It was announced on April 7, 1964, shipped in 1965, and withdrawn on October 7, 1977.

<span class="mw-page-title-main">IBM System/360 Model 50</span> Midrange IBM computer from 1960s

The IBM System/360 Model 50 is a member of the IBM System/360 family of computers. The Model 50 was announced in April 1964 with the other initial models of the family, and first shipped in August 1965 to the Bank of America.

<span class="mw-page-title-main">IBM System/360 Model 25</span> Low-end IBM computer model from late-1960s

The IBM System/360 Model 25 is a low-end member of the IBM System/360 family. It was announced on January 3, 1968, 3 years before the IBM System/360 Model 22, as a "bridge between its old and new computing systems".

<span class="mw-page-title-main">IBM System/360 Model 85</span> High-end IBM computer model from late 1960s

The IBM System/360 Model 85 is a high-end member of the System/360 family of computers, with many advanced features, and was announced in January 1968 and first shipped in December 1969. IBM built only about 30 360/85 systems because of "a recession in progress".

<span class="mw-page-title-main">IBM System/360 Model 75</span> High-end IBM computer model from 1960s

The IBM System/360 Model 75 is a discontinued high end/high performance system that was introduced on April 22, 1965. Although it played many roles in IBM's System/360 lineup, it accounted for a small fraction of a percent of the 360 systems sold. Five Model 75 computers housed at NASA's Real Time Computer Complex were used during the Apollo program.

<span class="mw-page-title-main">IBM System/370 Model 145</span>

The IBM System/370 Model 145 was announced September 23, 1970, three months after the 155 and 165 models. It was the fourth member of the IBM System/370 line of computers, and was the first IBM computer to use semiconductor memory for its main memory instead of magnetic core memory. It was described as being five times faster than the IBM System/360 Model 40. First shipments were scheduled for late summer of 1971.

<span class="mw-page-title-main">IBM System/370 Model 135</span>

The IBM System/370 Model 135 was announced March 8, 1971, the only 370 introduced that year. The 135 was IBM's fifth System 370, and it was withdrawn October 16, 1979.

References

  1. 1 2 3 4 5 Taub, D. M.; Kington, B. W. (September 1964). "The Design of Transformer (Dimond Ring) Read-Only Stores". IBM Journal of Research and Development. 8 (4): 443–459. doi:10.1147/rd.84.0443. ISSN   0018-8646.
  2. 1 2 3 4 5 Pugh, Emerson W.; Johnson, Lyle R.; Palmer, John H. (2003). IBM's 360 and Early 370 Systems. MIT Press. pp. 175–553. ISBN   9780262290944.
  3. 1 2 Kline, Ronald R.; Joel, A. E. (October 1986). "A History of Engineering and Science in the Bell System: Switching Technology (1925-1975)". Technology and Culture. 27 (4): 135–141. doi:10.2307/3105350. ISSN   0040-165X.
  4. ↑ "Hardware Detail". IBM Hursley Museum. Retrieved November 7, 2023.
  5. ↑ "Transformer Read-Only Storage (TROS) module - CHM Revolution". www.computerhistory.org. Retrieved 2023-10-31.
  6. ↑ Abbas, S. A.; Ayling, J. K.; Gifford, C. E.; Gladu, R. G.; Kwei, T. C.; Taren, W. J. (July 1968). "A Balanced Capacitor Read-Only Storage". IBM Journal of Research and Development. 12 (4): 307–317. doi:10.1147/rd.124.0307. ISSN   0018-8646.
  7. ↑ Foglia, H. R.; McDermid, W. L.; Petersen, H. E. (January 1961). "Card Capacitor—A Semipermanent, Read Only Memory [Letter to the Editor]". IBM Journal of Research and Development. 5 (1): 67–68. doi:10.1147/rd.51.0067. ISSN   0018-8646.
  8. ↑ Lewin, Morton H. (1965). "A survey of read-only memories". AFIPS '65 (Fall, part I): Proceedings of the November 30--December 1, 1965, fall joint computer conference, part I. ACM Press: 775. doi:10.1145/1463891.1463976.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.