Anirudh Devgan

Last updated
Anirudh Devgan
Anirudh Devgan.jpg
Born (1969-09-15) September 15, 1969 (age 54)
Nationality Indian, American
Education Delhi Public School
Alma mater Indian Institute of Technology (B.Tech)
Carnegie Mellon University (M.S., Ph.D.)
Occupation(s)Business executive, computer scientist
Years active1990s-present
Known forResearch on electronic design automation
TitleCEO and President of Cadence Design Systems
Board member of ESD Alliance, Global Semiconductor Alliance

Anirudh Devgan (born September 15, 1969) [1] is an Indian-American computer scientist and business executive. [2] As a scientist, Devgan is known for his contributions to electronic design automation, specifically circuit simulation, physical design and signoff, statistical design and optimization, and verification and hardware platforms. [3] A fellow of the Institute of Electrical and Electronics Engineers, [4] he is also member of the National Academy of Engineering. [5]

Contents

Since 2021, Devgan has served as President and CEO of Cadence Design Systems, [2] [6] [7] and previously worked at IBM and Magma Design Automation. [8] He serves on the boards of the Global Semiconductor Alliance [9] [2] and the ESD Alliance. [10]

Early life and education

Anirudh Devgan was born on September 15, 1969 in India. [1] He spent his childhood in New Delhi, where his father was a professor at the Indian Institute of Technology Delhi (IIT Delhi). After attending Delhi Public School (DPS), [11] he attended IIT Delhi from 1986 until 1990, graduating with a Bachelor of Technology degree in electrical engineering. [1] [12]

Moving to the United States to attend Carnegie Mellon University in Pennsylvania, [11] at Carnegie Mellon he earned his Master's Degree (1990-1991) and Ph.D (1991-1993) in electrical and computer engineering. [13] [12] He began attending the Stanford Graduate School of Business in 2018. [12]

Career

IBM and Magma Design Automation

After graduating with his Ph.D., Devgan's first job was working for IBM Research in Yorktown Heights, New York [14] starting in 1994. [8] He did research for several years before moving into a product group [14] within International Business Machines Corporation (IBM). [15] He ultimately spent 12 years at IBM [16] [17] in management and research, working at divisions such as the IBM Thomas J. Watson Research Center, the IBM Server Division, the IBM Microelectronics Division, and the IBM Austin Research Lab. [17] At IBM, his research on electronic design automation (EDA) algorithms and design optimisation techniques "contributed to IBM’s leadership in the 1990s and 2000s in high-performance microprocessor and server designs." [8]

Devgan joined Magma Design Automation in 2005, [8] where he held various roles [17] such as Corporate Vice President and General Manager of the company's Custom Design Business Unit. [2] During his seven years at Magma, [16] he "initiated and brought to market multiple new products in the areas of circuit simulation, analog mixed-signal design, physical verification, library characterisation and 3D extraction among others." [14] [8]

Cadence Design Systems

In 2012, Devgan joined Cadence Design Systems, [16] a software development company based in San Jose, California [18] that focuses on tools to aid in chip design. [16] [14] Holding a number of senior leadership roles, [16] he initially served as executive vice president and general manager of the company's Digital & Signoff Group and System Verification Group. [14]

He was named Cadence president in November 2017. The role gave him oversight of Cadence’s EDA products, as well as corporate strategy, marketing and business development. [16] Devgan joined the Cadence board of directors in August 2021, and in December 2021 he was promoted to CEO. [14] He succeeded Lip-Bu Tan.[ citation needed ] Devgan had established Cadence's Intelligent System Design strategy by 2022, focusing on incorporating artificial intelligence and machine learning into the company's products and software platforms. [8]

By 2023, Devgan had been quoted by publications such as The New York Times on matters relating to software and chip manufacturing. [19] Interviewed for CNBC's Closing Bell about Cadence's financials in February 2023, [20] Devgan asserted that almost any chip designed in the world was done so with Cadence software. [21] He appeared again on CNBC in May 2023 on Mad Money with Jim Cramer , again to discuss the semiconductor industry and Cadence. [22] In September 2023, he was quoted by Bloomberg stating the US should invest more in semiconductor packaging to ensure it was leading in areas such as artificial intelligence. [18]

Research

Much of Devgan's research is centered on electronic design automation (EDA), with contributions in areas such as circuit simulation, physical design and signoff, statistical design and optimization, and verification and hardware platforms, among others. [3]

Boards

He currently serves on the boards of the Global Semiconductor Alliance [9] and the ESD Alliance. [10] In August 2022, the American Heart Association named him chair of the Heart of the Bay fundraising campaign. [23]

Awards and honors

Announced in November 2006, [4] in 2007 he was elected an IEEE Fellow for "contributions to electrical analysis, and simulation of integrated circuits." [24] He then received the 2021 Phil Kaufman Award for his contributions to electronic design automation, [3] [25] and in 2023 was elected a member of the National Academy of Engineering "for technical and business leadership in the electronic design automation industry." [26]

Personal life

Devgan resides in the Bay Area of California. [14]

See also

Related Research Articles

In electronics and photonics design, tape-out or tapeout is the final result of the design process for integrated circuits or printed circuit boards before they are sent for manufacturing. The tapeout is specifically the point at which the graphic for the photomask of the circuit is sent to the fabrication facility.

Electronic design automation (EDA), also referred to as electronic computer-aided design (ECAD), is a category of software tools for designing electronic systems such as integrated circuits and printed circuit boards. The tools work together in a design flow that chip designers use to design and analyze entire semiconductor chips. Since a modern semiconductor chip can have billions of components, EDA tools are essential for their design; this article in particular describes EDA specifically with respect to integrated circuits (ICs).

<span class="mw-page-title-main">Synopsys</span> American software company

Synopsys, Inc. is an American electronic design automation (EDA) company headquartered in Sunnyvale, California, that focuses on silicon design and verification, silicon intellectual property and software security and quality. Synopsys supplies tools and services to the semiconductor design and manufacturing industry. Products include tools for logic synthesis and physical design of integrated circuits, simulators for development, and debugging environments that assist in the design of the logic for chips and computer systems. As of 2023, the company is a component of both the Nasdaq-100 and S&P 500 indices.

<span class="mw-page-title-main">Magma Design Automation</span> Former electronic design automation company

Magma Design Automation was a software company in the electronic design automation (EDA) industry. The company was founded in 1997 and maintained headquarters in San Jose, California, with facilities throughout North America, Europe and Asia. Magma software products were used in major elements of integrated circuit design, including: synthesis, placement, routing, power management, circuit simulation, verification and analog/mixed-signal design.

OpenAccess is a proprietary API controlled by the OpenAccess Coalition that aims to facilitate Interoperability of electronic design automation software among the members of that coalition.

<span class="mw-page-title-main">Daisy Systems</span> American engineering company

Daisy Systems Corporation, incorporated in 1981 in Mountain View, California, was a computer-aided engineering company, a pioneer in the electronic design automation (EDA) industry.

The Phil Kaufman Award for Distinguished Contributions to EDA honors individuals for their impact on electronic design by their contributions to electronic design automation (EDA). It was established in 1994 by the EDA Consortium. The IEEE Council on Electronic Design Automation (CEDA) became a co-sponsor of the award. The first Phil Kaufman Award was presented in 1994.

In electronic design automation, a design rule is a geometric constraint imposed on circuit board, semiconductor device, and integrated circuit (IC) designers to ensure their designs function properly, reliably, and can be produced with acceptable yield. Design rules for production are developed by process engineers based on the capability of their processes to realize design intent. Electronic design automation is used extensively to ensure that designers do not violate design rules; a process called design rule checking (DRC). DRC is a major step during physical verification signoff on the design, which also involves LVS checks, XOR checks, ERC, and antenna checks. The importance of design rules and DRC is greatest for ICs, which have micro- or nano-scale geometries; for advanced processes, some fabs also insist upon the use of more restricted rules to improve yield.

VLSI Technology, Inc., was an American company that designed and manufactured custom and semi-custom integrated circuits (ICs). The company was based in Silicon Valley, with headquarters at 1109 McKay Drive in San Jose. Along with LSI Logic, VLSI Technology defined the leading edge of the application-specific integrated circuit (ASIC) business, which accelerated the push of powerful embedded systems into affordable products.

<span class="mw-page-title-main">OrCAD</span> Electronic design automation software

OrCAD Systems Corporation was a software company that made OrCAD, a proprietary software tool suite used primarily for electronic design automation (EDA). The software is used mainly by electronic design engineers and electronic technicians to create electronic schematics, and perform mixed-signal simulation and electronic prints for manufacturing printed circuit boards (PCBs). OrCAD was taken over by Cadence Design Systems in 1999 and was integrated with Cadence Allegro in 2005.

<span class="mw-page-title-main">Integrated circuit design</span> Engineering process for electronic hardware

Integrated circuit design, semiconductor design, chip design or IC design, is a sub-field of electronics engineering, encompassing the particular logic and circuit design techniques required to design integrated circuits, or ICs. ICs consist of miniaturized electronic components built into an electrical network on a monolithic semiconductor substrate by photolithography.

An engineering change order (ECO), also called an engineering change notice (ECN), engineering change (EC), or engineering release notice(ERN), is an artifact used to implement changes to components or end products. The ECO is utilized to control and coordinate changes to product designs that evolve over time.

<span class="mw-page-title-main">Cadence Design Systems</span> American multinational computational software company

Cadence Design Systems, Inc., is an American multinational technology and computational software company. Headquartered in San Jose, California, Cadence was formed in 1988 through the merger of SDA Systems and ECAD. Initially specialized in electronic design automation (EDA) software for the semiconductor industry, currently the company makes software and hardware for designing products such as integrated circuits, systems on chips (SoCs), printed circuit boards, and pharmaceutical drugs, also licensing intellectual property for the electronics, aerospace, defense and automotive industries, among others.

Aart J. de Geus is a co-founder and executive chair of Synopsys Inc., where he was CEO until January 2024.

AWR Corporation is an electronic design automation (EDA) software company, formerly known as Applied Wave Research, and then acquired by National Instruments

In the automated design of integrated circuits, signoff checks is the collective name given to a series of verification steps that the design must pass before it can be taped out. This implies an iterative process involving incremental fixes across the board using one or more check types, and then retesting the design. There are two types of sign-off's: front-end sign-off and back-end sign-off. After back-end sign-off, the chip goes to fabrication. After listing out all the features in the specification, the verification engineer will write coverage for those features to identify bugs, and send back the RTL design to the designer. Bugs, or defects, can include issues like missing features, errors in design, etc. When the coverage reaches a maximum percentage then the verification team will sign it off. By using a methodology like UVM, OVM, or VMM, the verification team develops a reusable environment. Nowadays, UVM is more popular than others.

This page is a comparison of electronic design automation (EDA) software which is used today to design the near totality of electronic devices. Modern electronic devices are too complex to be designed without the help of a computer. Electronic devices may consist of integrated circuits (ICs), printed circuit boards (PCBs), field-programmable gate arrays (FPGAs) or a combination of them. Integrated circuits may consist of a combination of digital and analog circuits. These circuits can contain a combination of transistors, resistors, capacitors or specialized components such as analog neural networks, antennas or fuses.

P-CAD was the brand name of Personal CAD Systems, Inc., a California-based manufacturer of electronic design automation software. It manufactured a CAD software available for personal computers. The company was divested into ACCEL Technologies, which was purchased by Altium in 2000. The last release of the software was in 2006, before it was retired in favor of the Altium Designer product.

<span class="mw-page-title-main">Wally Rhines</span> American engineer and businessman (born 1946)

Walden C. "Wally" Rhines is an American engineer and businessman. Rhines is President and CEO of Cornami, Inc., a fabless semiconductor company focused on fully homomorphic encryption. Previously, he was President and CEO of Mentor Graphics, a Siemens Business for 23 years and Executive VP of the Semiconductor Group of Texas Instruments for 21 years. Rhines was named overall CEO of the Year by Portland Business Journal in 2012 and Oregon Technology Executive of the Year by the Technology Association of Oregon in 2003. He was named an IEEE Fellow in 2017.

The Marie R. Pistilli Women in Engineering Achievement Award is issued annually since 2000 by the Design Automation Conference (DAC) to honor the outstanding achievements of women in Electronic Design Automation. It is named after the co-founder of DAC, Marie Pistilli. Originally named as the "Marie R. Pistilli Women in EDA Achievement Award", it is named the "Marie R. Pistilli Women in Engineering Achievement Award" since 2016.

References

  1. 1 2 3 "Anirudh Devgan - Bio, Education, Salary, Family, Acheivements". The Global Indian. Retrieved 2023-11-24.
  2. 1 2 3 4 "Anirudh Devgan profile". The Wall Street Journal. Retrieved September 2, 2021.
  3. 1 2 3 "2021 Phil Kaufman Award: Anirudh Devgan". SEMI. 2021.
  4. 1 2 "Magma's Anirudh Devgan Named IEEE Fellow" (Press release). Magama Design Automation. November 30, 2006. Retrieved September 17, 2023.
  5. "National Academy of Engineering Elects 106 Members and 18 International Members". National Academy of Engineering. February 7, 2023.
  6. Nellis, Stephen; Jain, Tanya (July 24, 2023). "Cadence lifts full-year forecast, shares dip on short-term outlook". Reuters.
  7. "Interview with Anirudh Devgan". CNBC Television. February 2023.
  8. 1 2 3 4 5 6 "Dr Anirudh Devgan honoured by EDA industry". www.electronicsonline.net.au. Retrieved 2023-11-24.
  9. 1 2 "GSA Board of Directors". Global Semiconductor Alliance. Retrieved September 2, 2023.
  10. 1 2 "About the ESD Alliance". SEMI. Retrieved September 2, 2023.
  11. 1 2 "Meet Anirudh Devgan, IIT Delhi alumnus CEO of Rs 525,000 crore company, his salary is..." DNA India. Retrieved 2023-11-24.
  12. 1 2 3 "Dr. Anirudh Devgan (with downloadable Curriculum Vitae)". National Academy of Engineering.
  13. Ritesh K Srivastava, Who Is Anirudh Devgan? The IIT Delhi Graduate And Cadence CEO Who Earns Rs 72.6 Lakh Per Day, His Annual Package Will Blow Your Mind, msn.com ; story provided by Zee News
  14. 1 2 3 4 5 6 7 "EE Times Weekend Edition: Saturday 16 April 2022". www.eetimes.com. Retrieved 2023-11-24.
  15. "Computational Software is Transforming System Design & Hardware Design". BestTech Views. Retrieved August 2020.
  16. 1 2 3 4 5 6 "Cadence appoints Anirudh Devgan as President | Semiconductor Digest" . Retrieved 2023-11-24.
  17. 1 2 3 "Cadence moves to new CEO". eeNews Europe. Retrieved July 27, 2021.
  18. 1 2 "Chip packaging is the next battleground for tech lead, CEO says - ET Telecom". ETTelecom.com. Retrieved 2023-11-24.
  19. Clark, Don (2023-05-11). "U.S. Focuses on Invigorating 'Chiplets' to Stay Cutting-Edge in Tech". The New York Times. ISSN   0362-4331 . Retrieved 2023-11-24.
  20. "Watch CNBC's full interview with Cadence Design Systems CEO Anirudh Devgan". CNBC. Retrieved 2023-11-24.
  21. "Almost any chip designed in the world is done so with Cadence software, says CEO Anirudh Devgan". CNBC. Retrieved 2023-11-24.
  22. "Cadence Design Systems CEO Anirudh Devgan sits down with Jim Cramer". CNBC. Retrieved 2023-11-24.
  23. "Anirudh Devgan". www.bizjournals.com. Retrieved 2023-11-24.
  24. "Awards" (PDF). Design Automation Conference. 2007. Retrieved September 17, 2023.
  25. "2021 Phil Kaufman Award Dinner". IEEE Council on Electronic Design Automation. Retrieved 2023-05-25.
  26. "National Academy of Engineering Elects 106 Members and 18 International Members" (Press release). National Academy of Engineering.