IBM 7030 Stretch

Last updated
IBM Stretch
IBM 7030-CNAM 22480-IMG 5115-gradient.jpg
IBM 7030 maintenance console at the Musée des Arts et Métiers , Paris
Design
Manufacturer IBM
Designer Gene Amdahl
Release dateMay 1961 (May 1961)
Units sold9
PriceUS$7,780,000 (equivalent to $76,190,000in 2022)
Casing
Weight70,000 pounds (35 short tons; 32 t) [1]
Power100 kW [1] @ 110 V
System
Operating system MCP
CPU 64-bit processor
Memory 2048 kilobytes (262,144 x 64 bits) [1]
MIPS 1.2 MIPS

The IBM 7030, also known as Stretch, was IBM's first transistorized supercomputer. It was the fastest computer in the world from 1961 until the first CDC 6600 became operational in 1964. [2] [3]

Contents

Originally designed to meet a requirement formulated by Edward Teller at Lawrence Livermore National Laboratory, the first example was delivered to Los Alamos National Laboratory in 1961, and a second customized version, the IBM 7950 Harvest, to the National Security Agency in 1962. The Stretch at the Atomic Weapons Research Establishment at Aldermaston, England was heavily used by researchers there and at AERE Harwell, but only after the development of the S2 Fortran Compiler which was the first to add dynamic arrays, and which was later ported to the Ferranti Atlas of Atlas Computer Laboratory at Chilton. [4] [5]

The 7030 was much slower than expected and failed to meet its aggressive performance goals. IBM was forced to drop its price from $13.5 million to only $7.78 million and withdrew the 7030 from sales to customers beyond those having already negotiated contracts. PC World magazine named Stretch one of the biggest project management failures in IT history. [6]

Within IBM, being eclipsed by the smaller Control Data Corporation seemed hard to accept. [7] The project lead, Stephen W. Dunwell, [8] was initially made a scapegoat for his role in the "failure", [9] but as the success of the IBM System/360 became obvious, he was given an official apology and, in 1966 was made an IBM Fellow. [10]

In spite of Stretch's failure to meet its own performance goals, it served as the basis for many of the design features of the successful IBM System/360, which was announced in 1964 and first shipped in 1965.

Development history

In early 1955, Dr. Edward Teller of the University of California Radiation Laboratory wanted a new scientific computing system for three-dimensional hydrodynamic calculations. Proposals were requested from IBM and UNIVAC for this new system, to be called Livermore Automatic Reaction Calculator or LARC. According to IBM executive Cuthbert Hurd, such a system would cost roughly $2.5 million and would run at one to two MIPS. [11] :12 Delivery was to be two to three years after the contract was signed.

At IBM, a small team at Poughkeepsie including John Griffith and Gene Amdahl worked on the design proposal. Just after they finished and were about to present the proposal, Ralph Palmer stopped them and said, "It's a mistake." [11] :12 The proposed design would have been built with either point-contact transistors or surface-barrier transistors, both likely to be soon outperformed by the then newly invented diffusion transistor. [11] :12

IBM returned to Livermore and stated that they were withdrawing from the contract, and instead proposed a dramatically better system, "We are not going to build that machine for you; we want to build something better! We do not know precisely what it will take but we think it will be another million dollars and another year, and we do not know how fast it will run but we would like to shoot for ten million instructions per second." [11] :13 Livermore was not impressed, and in May 1955 they announced that UNIVAC had won the LARC contract, now called the Livermore Automatic Research Computer. LARC would eventually be delivered in June 1960. [12]

In September 1955, fearing that Los Alamos National Laboratory might also order a LARC, IBM submitted a preliminary proposal for a high-performance binary computer based on the improved version of the design that Livermore had rejected, which they received with interest. In January 1956, Project Stretch was formally initiated. In November 1956, IBM won the contract with the aggressive performance goal of a "speed at least 100 times the IBM 704" (i.e. 4 MIPS). Delivery was slated for 1960.

During design, it proved necessary to reduce the clock speeds, making it clear that Stretch could not meet its aggressive performance goals, but estimates of performance ranged from 60 to 100 times the IBM 704. In 1960, the price of $13.5 million was set for the IBM 7030. In 1961, actual benchmarks indicated that the performance of the IBM 7030 was only about 30 times the IBM 704 (i.e. 1.2 MIPS), causing considerable embarrassment for IBM. In May 1961, Thomas J. Watson Jr. announced a price cut of all 7030s under negotiation to $7.78 million and immediate withdrawal of the product from further sales.

Its floating-point addition time is 1.38–1.50 microseconds, multiplication time is 2.48–2.70 microseconds, and division time is 9.00–9.90 microseconds.

Technical impact

While the IBM 7030 was not considered successful, it spawned many technologies incorporated in future machines that were highly successful. The Standard Modular System transistor logic was the basis for the IBM 7090 line of scientific computers, the IBM 7070 and 7080 business computers, the IBM 7040 and IBM 1400 lines, and the IBM 1620 small scientific computer; the 7030 used about 170,000 transistors. The IBM 7302 Model I Core Storage units were also used in the IBM 7090, IBM 7070 and IBM 7080. Multiprogramming, memory protection, generalized interrupts, the eight-bit byte for I/O [lower-alpha 1] were all concepts later incorporated in the IBM System/360 line of computers as well as most later central processing units (CPU).

Stephen Dunwell, the project manager who became a scapegoat when Stretch failed commercially, pointed out soon after the phenomenally successful 1964 launch of System/360 that most of its core concepts were pioneered by Stretch. [13] By 1966 he had received an apology and been made an IBM Fellow, a high honor that carried with it resources and authority to pursue one's desired research. [13]

Instruction pipelining, prefetch and decoding, and memory interleaving were used in later supercomputer designs such as the IBM System/360 Models 91, 95 and 195, and the IBM 3090 series as well as computers from other manufacturers. As of 2021, these techniques are still used in most advanced microprocessors, starting with the 1990s generation that included the Intel Pentium and the Motorola/IBM PowerPC, as well as in many embedded microprocessors and microcontrollers from various manufacturers.

Hardware implementation

A circuit board from the IBM 7030, in the Bradbury Science Museum, Los Alamos, New Mexico. IBM 7030 Stretch circuit board.jpg
A circuit board from the IBM 7030, in the Bradbury Science Museum, Los Alamos, New Mexico.

The 7030 CPU uses emitter-coupled logic (originally called current-steering logic) [14] on 18 types of Standard Modular System (SMS) cards. It uses 4,025 double cards (as shown) and 18,747 single cards, holding 169,100 transistors, requiring a total of 21 kW power. [15] :54 It uses high-speed NPN and PNP germanium drift transistors, with cut-off frequency over 100 MHz, and using ~50 mW each. [15] :57 Some third level circuits use a 3rd voltage level. Each logic level has a delay of about 20 ns. To gain speed in critical areas emitter-follower logic is used to reduce the delay to about 10 ns. [15] :55

It uses the same core memory as the IBM 7090. [15] :58

Installations

  1. Los Alamos Scientific Laboratory (LASL) in April 1961, accepted in May 1961, and used until June 21, 1971.
  2. Lawrence Livermore National Laboratory, Livermore, California delivered November 1961. [16]
  3. U.S. National Security Agency in February 1962 as the main CPU of the IBM 7950 Harvest system, used until 1976, when the IBM 7955 Tractor tape system developed problems due to worn cams that could not be replaced.
  4. Atomic Weapons Establishment, Aldermaston, England, delivered February 1962 [16]
  5. U.S. Weather Bureau Washington D.C., delivered June/July 1962. [16]
  6. MITRE Corporation, delivered December 1962. [16] and used until August 1971. In the spring of 1972, it was sold to Brigham Young University, where it was used by the physics department until scrapped in 1982.
  7. U.S. Navy Dahlgren Naval Proving Ground, delivered Sep/Oct 1962. [16]
  8. Commissariat à l'énergie atomique, France, delivered November 1963. [16]
  9. IBM.

The Lawrence Livermore Laboratory's IBM 7030 (except for its core memory) and portions of the MITRE Corporation/Brigham Young University IBM 7030 now reside in the Computer History Museum collection, in Mountain View, California.

Architecture

Data formats

Instruction format

Instructions are either 32-bit or 64-bit.

Registers

The registers overlay the first 32 addresses of memory as shown. [18]

! AddressMnemonicRegisterStored in:
0$Z64-bit zero: always reads as zero, cannot be changed by writesMain core storage
1$ITinterval timer (bits 0..18): decremented at 1024 Hz, recycles about every 8.5 minutes, at zero it turns on the "time signal indicator" in the indicator registerIndex core storage
$TC36-bit time clock (bits 28..63): count of 1024 Hz ticks, bits 38..63 increment once per second, recycles each ~777 days.
2$IA18-bit interruption addressMain core storage
3$UB18-bit upper boundary address (bits 0-17)Transistor register
$LB18-bit lower boundary address (bits 32-49)
1-bit boundary control (bit 57): determines whether addresses within or outside the boundary addresses are protected
464-bit maintenance bits: only used for maintenanceMain core storage
5$CAchannel address (bits 12..18): readonly, set by the "exchange", an i/o processorTransistor register
6$CPUSother CPU bits (bits 0..18): signaling mechanism for a cluster of up to 20 CPUsTransistor register
7$LZCleft zeroes count (bits 17..23): number of leading zero bits from a connective result or floating point operationTransistor register
$AOCall-ones count (bits 44..50): count of bits set in connective result or decimal multiple or divide
8$LLeft half of 128-bit accumulator Transistor register
9$RRight half of 128-bit accumulator
10$SBaccumulator sign byte (bits 0..7)
11$INDindicator register (bits 0..19)Transistor register
12$MASK64-bit mask register: bits 0..19 always 1, bits 20..47 writable, bits 48..63 always 0Transistor register
13$RM64-bit remainder register: set by integer and floating point divide instructions onlyMain core storage
14$FT64-bit factor register: changed only by the "load factor" instructionMain core storage
15$TR64-bit transit registerMain core storage
16
...
31
$X0
...
$X15
64-bit index registers (sixteen)Index core storage

The accumulator and index registers operate in sign-and-magnitude format.

Memory

Main memory is 16K to 256K 64-bit binary words, in banks of 16K.

The memory was immersion oil-heated/cooled to stabilize its operating characteristics.

Software

See also

Notes

  1. While Stretch had instructions with variable byte sizes, no subsequent processor from IBM did. However, Burroughs, CDC, DEC, GE, RCA, UNIVAC and their successors had machines with multiple byte sizes; Burroughs, CDC and DEC had machines that supported any size from 1 to the word length.

Related Research Articles

IBM mainframes are large computer systems produced by IBM since 1952. During the 1960s and 1970s, IBM dominated the computer market with the 7000 series and the later System/360, followed by the System/370. Current mainframe computers in IBM's line of business computers are developments of the basic design of the System/360.

<span class="mw-page-title-main">IBM System/360</span> IBM mainframe computer family (1964–1977)

The IBM System/360 (S/360) is a family of mainframe computer systems that was announced by IBM on April 7, 1964, and delivered between 1965 and 1978. It was the first family of computers designed to cover both commercial and scientific applications and a complete range of applications from small to large. The design distinguished between architecture and implementation, allowing IBM to release a suite of compatible designs at different prices. All but the only partially compatible Model 44 and the most expensive systems use microcode to implement the instruction set, featuring 8-bit byte addressing and binary, decimal and hexadecimal floating-point calculations.

Control Data Corporation (CDC) was a mainframe and supercomputer firm. CDC was one of the nine major United States computer companies through most of the 1960s; the others were IBM, Burroughs Corporation, DEC, NCR, General Electric, Honeywell, RCA, and UNIVAC. CDC was well-known and highly regarded throughout the industry at the time. For most of the 1960s, Seymour Cray worked at CDC and developed a series of machines that were the fastest computers in the world by far, until Cray left the company to found Cray Research (CRI) in the 1970s. After several years of losses in the early 1980s, in 1988 CDC started to leave the computer manufacturing business and sell the related parts of the company, a process that was completed in 1992 with the creation of Control Data Systems, Inc. The remaining businesses of CDC currently operate as Ceridian.

<span class="mw-page-title-main">CDC 6600</span>

The CDC 6600 was the flagship of the 6000 series of mainframe computer systems manufactured by Control Data Corporation. Generally considered to be the first successful supercomputer, it outperformed the industry's prior recordholder, the IBM 7030 Stretch, by a factor of three. With performance of up to three megaFLOPS, the CDC 6600 was the world's fastest computer from 1964 to 1969, when it relinquished that status to its successor, the CDC 7600.

<span class="mw-page-title-main">UNIVAC</span> Series of mainframe computer models

UNIVAC was a line of electronic digital stored-program computers starting with the products of the Eckert–Mauchly Computer Corporation. Later the name was applied to a division of the Remington Rand company and successor organizations.

<span class="mw-page-title-main">IBM 7090</span> Mainframe computer

The IBM 7090 is a second-generation transistorized version of the earlier IBM 709 vacuum tube mainframe computer that was designed for "large-scale scientific and technological applications". The 7090 is the fourth member of the IBM 700/7000 series scientific computers. The first 7090 installation was in December 1959. In 1960, a typical system sold for $2.9 million or could be rented for $63,500 a month.

<span class="mw-page-title-main">IBM 701</span> Vacuum-tube computer system

The IBM 701 Electronic Data Processing Machine, known as the Defense Calculator while in development, was IBM’s first commercial scientific computer and its first series production mainframe computer, which was announced to the public on May 21, 1952. It was invented and developed by Jerrier Haddad and Nathaniel Rochester based on the IAS machine at Princeton.

<span class="mw-page-title-main">IBM 700/7000 series</span> Mainframe computer systems made by IBM through the 1950s and early 1960s

The IBM 700/7000 series is a series of large-scale (mainframe) computer systems that were made by IBM through the 1950s and early 1960s. The series includes several different, incompatible processor architectures. The 700s use vacuum-tube logic and were made obsolete by the introduction of the transistorized 7000s. The 7000s, in turn, were eventually replaced with System/360, which was announced in 1964. However the 360/65, the first 360 powerful enough to replace 7000s, did not become available until November 1965. Early problems with OS/360 and the high cost of converting software kept many 7000s in service for years afterward.

<span class="mw-page-title-main">History of computing hardware (1960s–present)</span> Aspect of history

The history of computing hardware starting at 1960 is marked by the conversion from vacuum tube to solid-state devices such as transistors and then integrated circuit (IC) chips. Around 1953 to 1959, discrete transistors started being considered sufficiently reliable and economical that they made further vacuum tube computers uncompetitive. Metal–oxide–semiconductor (MOS) large-scale integration (LSI) technology subsequently led to the development of semiconductor memory in the mid-to-late 1960s and then the microprocessor in the early 1970s. This led to primary computer memory moving away from magnetic-core memory devices to solid-state static and dynamic semiconductor memory, which greatly reduced the cost, size, and power consumption of computers. These advances led to the miniaturized personal computer (PC) in the 1970s, starting with home computers and desktop computers, followed by laptops and then mobile computers over the next several decades.

<span class="mw-page-title-main">UNIVAC LARC</span> Livermore Advanced Research Computer

The UNIVAC LARC, short for the Livermore Advanced Research Computer, is a mainframe computer designed to a requirement published by Edward Teller in order to run hydrodynamic simulations for nuclear weapon design. It was one of the earliest supercomputers.

<span class="mw-page-title-main">CDC 7600</span>

The CDC 7600 was the Seymour Cray-designed successor to the CDC 6600, extending Control Data's dominance of the supercomputer field into the 1970s. The 7600 ran at 36.4 MHz and had a 65 Kword primary memory using magnetic core and variable-size secondary memory. It was generally about ten times as fast as the CDC 6600 and could deliver about 10 MFLOPS on hand-compiled code, with a peak of 36 MFLOPS. In addition, in benchmark tests in early 1970 it was shown to be slightly faster than its IBM rival, the IBM System/360, Model 195. When the system was released in 1967, it sold for around $5 million in base configurations, and considerably more as options and features were added.

Plug compatible refers to "hardware that is designed to perform exactly like another vendor's product." The term PCM was originally applied to manufacturers who made replacements for IBM peripherals. Later this term was used to refer to IBM-compatible computers.

In computing, channel I/O is a high-performance input/output (I/O) architecture that is implemented in various forms on a number of computer architectures, especially on mainframe computers. In the past, channels were generally implemented with custom devices, variously named channel, I/O processor, I/O controller, I/O synchronizer, or DMA controller.

<span class="mw-page-title-main">CDC 6000 series</span>

The CDC 6000 series is a discontinued family of mainframe computers manufactured by Control Data Corporation in the 1960s. It consisted of the CDC 6200, CDC 6300, CDC 6400, CDC 6500, CDC 6600 and CDC 6700 computers, which were all extremely rapid and efficient for their time. Each is a large, solid-state, general-purpose, digital computer that performs scientific and business data processing as well as multiprogramming, multiprocessing, Remote Job Entry, time-sharing, and data management tasks under the control of the operating system called SCOPE. By 1970 there also was a time-sharing oriented operating system named KRONOS. They were part of the first generation of supercomputers. The 6600 was the flagship of Control Data's 6000 series.

<span class="mw-page-title-main">Surface-barrier transistor</span> Type of transistor developed by Philco in 1953

The surface-barrier transistor is a type of transistor developed by Philco in 1953 as an improvement to the alloy-junction transistor and the earlier point-contact transistor. Like the modern Schottky transistor, it offered much higher speed than earlier transistors and used metal–semiconductor junctions, but unlike the schottky transistor, both junctions were metal–semiconductor junctions.

<span class="mw-page-title-main">Transistor computer</span> Computer built using discrete transistors

A transistor computer, now often called a second-generation computer, is a computer which uses discrete transistors instead of vacuum tubes. The first generation of electronic computers used vacuum tubes, which generated large amounts of heat, were bulky and unreliable. A second-generation computer, through the late 1950s and 1960s featured circuit boards filled with individual transistors and magnetic-core memory. These machines remained the mainstream design into the late 1960s, when integrated circuits started appearing and led to the third-generation computer.

<span class="mw-page-title-main">Atlas (computer)</span> Supercomputer of the 1960s

The Atlas Computer was one of the world's first supercomputers, in use from 1962 to 1972. Atlas' capacity promoted the saying that when it went offline, half of the United Kingdom's computer capacity was lost. It is notable for being the first machine with virtual memory using paging techniques; this approach quickly spread, and is now ubiquitous.

<span class="mw-page-title-main">History of supercomputing</span> Aspect of history

The term supercomputing arose in the late 1920s in the United States in response to the IBM tabulators at Columbia University. The CDC 6600, released in 1964, is sometimes considered the first supercomputer. However, some earlier computers were considered supercomputers for their day such as the 1954 IBM NORC in the 1950s, and in the early 1960s, the UNIVAC LARC (1960), the IBM 7030 Stretch (1962), and the Manchester Atlas (1962), all of which were of comparable power.

Philco was one of the pioneers of transistorized computers. After the company developed the surface barrier transistor, which was much faster than previous point-contact types, it was awarded contracts for military and government computers. Commercialized derivatives of some of these designs became successful business and scientific computers. The TRANSAC Model S-1000 was released as a scientific computer. The TRANSAC S-2000 mainframe computer system was first produced in 1958, and a family of compatible machines, with increasing performance, was released over the next several years.

References

  1. 1 2 3 BRL Report 1961
  2. "Designed by Seymour Cray, the CDC 6600 was almost three times faster than the next fastest machine of its day, the IBM 7030 Stretch." Making a World of Difference: Engineering Ideas into Reality. National Academy of Engineering. 2014. ISBN   978-0309312653.
  3. "In 1964 Cray's CDC 6600 replaced Stretch as the fastest computer on earth." Andreas Sofroniou (2013). EXPERT SYSTEMS, KNOWLEDGE ENGINEERING FOR HUMAN REPLICATION. ISBN   978-1291595093.
  4. "Some Early UK FORTRAN Compilers".
  5. "HARTRAN Overview".
  6. Widman, Jake (October 9, 2008). "Lessons Learned: IT's Biggest Project Failures". PCWorld . Retrieved October 23, 2012.
  7. As noted in the famous "Janitor" memo, wherein IBM CEO T. J. Watson Jr asked "why we have lost our industry leadership" to "34 people, including the janitor." "Watson Jr. memo about CDC 6600". August 28, 1963.
  8. "IBM Archives: Stephen W. Dunwell". IBM.
  9. "Stretch was considered a commercial failure, and Dunwell was sent into ..." Smotherman, Mark; Spicer, Dag. "IBM's Single-Processor Supercomputer Efforts".
  10. " to pursue any research he wished." Wolfgang Saxon (March 24, 1994). "S. W. Dunwell, 80, Engineer at I.B.M.; Designed Computers". The New York Times.
  11. 1 2 3 4 Bob Evans (Summer 1984). "IBM System/360". The Computer Museum Report. pp. 8–18.
  12. Charles Cole. "The Remington Rand Univac LARC".
  13. 1 2 Simmons, William W.; Elsberry, Richard B. (1988), Inside IBM: the Watson years (a personal memoir), Pennsylvania, US: Dorrance, p. 160, ISBN   978-0805931167 . The memoir of a senior IBM executive, giving his recollections of his and IBM's experience from World War II into the 1970s.
  14. Rymaszewski, E. J.; et al. (1981). "Semiconductor Logic Technology in IBM". IBM Journal of Research and Development. 25 (5): 607–608. doi:10.1147/rd.255.0603. ISSN   0018-8646.
  15. 1 2 3 4 Erich Bloch (1959). The Engineering Design of the Stretch Computer (PDF). Eastern Joint Computer Conference.
  16. 1 2 3 4 5 6 "TIMELINE OF THE IBM STRETCH/HARVEST ERA (1956-1961)" . Retrieved June 13, 2021.
  17. Mark Smotherman (July 2010). "IBM Stretch (7030) Aggressive Uniprocessor Parallelism". clemson.edu. Retrieved 2013-12-07.
  18. "IBM 7030 Data Processing System Reference Manual" (PDF). bitsavers.org. IBM. 1961. p. 34..38. Retrieved 2015-05-05.
  19. Roger B. Lazarus (1978). Computing at LASL in the 1940s and 1950s. United States Department of Energy. pp. 14–15.
  20. "The IBM 7030 FORTRAN System" (PDF). Computer History Museum. IBM Stretch Collection: International Business Machines Corporation. 1961. p. 36. Retrieved 28 February 2015.

Further reading

Records
Preceded by World's most powerful computer
1961–1963
Succeeded by