SiFive

Last updated
SiFive, Inc.
Company type Private
Industry Semiconductors [1]
FoundedSeptember 2015;8 years ago (September 2015) [1]
Founders
Headquarters Santa Clara, California, U.S. [2]
Key people
Patrick Little (CEO) [3]
Revenue US$38.1 million (2023) [4]
US$−113 million (2023) [4]
Number of employees
c. 500 (2023) [5]
Website sifive.com

SiFive, Inc. is an American fabless semiconductor company and provider of commercial RISC-V processor IP and silicon chips based on the RISC-V instruction set architecture (ISA). [6] Its products include cores, SoCs, IPs, and development boards. [7]

Contents

SiFive is one of the first companies to produce a chip that implements the RISC-V ISA. [8]

History

In 2015, researchers Krste Asanović, Yunsup Lee, and Andrew Waterman from the University of California Berkeley founded SiFive. [6] [7] On November 29, 2016, SiFive released the Freedom Everywhere 310 SoC and the HiFive development board. [7] This made it the first company to produce a chip that implements the RISC-V ISA since universities had already produced RISC-V processors. [7] [9]

Naveed Sherwani was appointed as the CEO in August 2017. [10] In October the same year, SiFive did a limited release of its U54-MC, which was reported to be the first RISC-V based 64-bit quad-core CPU that supported comprehensive operating systems like Linux. [11] [12]

In June 2018, SiFive acquired Open-Silicon for an undisclosed amount and retained their design capabilities for specialized chips, also called application-specific integrated circuits, or ASICs.

In February 2018, SiFive released the HiFive Unleashed, a development board containing a 64-bit SoC with four U54 cores. [13] [14]

In September 2020, Patrick Little was appointed as the CEO. [3]

In October 2020, SiFive released the HiFive Unmatched, a Mini-ITX development board with four U74-MC cores, one S7 core, 8GB DDR4 RAM, four USB 3.2 Gen1 ports, one PCI Express x16 slot, one PCIe Gen3 x4, one microSD card slot, and a Gigabit Ethernet. [15] In April 2021, the company also taped out its first system-on-chip on TSMC's N5 process technology, making it the first RISC-V-based device to be made using a 5 nm node. [16]

In June 2021, [17] Canonical announced its Ubuntu operating system supports the HiFive Unmatched and HiFive Unleashed, and the Barcelona Supercomputing Center collaborated with Codeplay Software and SiFive to implement support for the RISC-V V-extension v0.10 in the LLVM compilation infrastructure, providing vector computation capabilities through C/C++ intrinsics. [18] Reports of a potential buyout of SiFive by Intel and other companies emerged, however Intel's plans were eventually cancelled due to disagreements with SiFive. [19] [20]

In 2023, it was reported that SiFive had laid off 20% of its staff. [21]

Growth

In September 2015, SiFive raised $5 million in Series A funding. In May 2017 SiFive raised $8.5 million in Series B. [22]

In April 2018, SiFive received $50.6 million Series C funding, [23] including a major amount from Intel Capital.

In June 2019, SiFive received $65.4 million in a Series D funding round [24] led by existing investors Sutter Hill Ventures, Chengwei Capital, Spark Capital, Osage University Partners and Huami, alongside new investor Qualcomm Ventures. This brought the total investment in SiFive to $125 million.

On October 23, 2019, at the Linley Fall Processor Conference, SiFive announced the release of SiFive Shield, a platform security architecture. In December 2019, the company announced the SiFive Apex cores for mission-critical markets and SiFive Intelligence cores for vector processing workloads. Later that month, Samsung also announced it will be using SiFive RISC-V cores for SoCs, automotive, and 5G applications. [25]

In January 2020, SiFive hired Chris Lattner, an American software engineer best known as the main author of LLVM and related projects such as the Clang compiler and the Swift programming language. He joined SiFive as Senior Vice President of Platform Engineering after two years at Google. [26]

In August 2020, SiFive received $60 million in a Series E funding round [27] led by investors SK Hynix and Saudi Aramco. This brought the total investment in SiFive to $186 million. That same month, SiFive announced the creation of the OpenFive business unit to focus on the creation of processor-agnostic custom SoC design. [28]

Chip company Tenstorrent, headed by former top AMD engineers, including CTO Jim Keller, licensed SiFive's Intelligence X280 processor cores in October 2020 into its homegrown AI training and inference chips. [29] Renesas Electronics also announced partnering with SiFive to design chips for vehicles. [30]

In June 2021, SiFive launched a new processor family with two core designs: P270, a Linux-capable CPU; and P550, the highest-performing RISC-V CPU. [31] [32] At the same time, Intel's Foundry Service adopted P550 for use in its Horse Creek platform, a RISC-V development platform built on Intel's newest 7 nm process node, [33] Intel 4. [34] The announcement furthered speculation of a potential acquisition of SiFive by Intel, which reportedly offered to acquire SiFive for $2 billion. [35]

As part of SiFive's “relentless innovation” program, the company announced SiFive 21G2 update for the SiFive Essential family including 11% faster U74 cores. [36]

In March 2022, SiFive received $175 million in a Series F funding round led by Coatue Management, valuing the company at over $2.5 billion. This brought the total investment in SiFive to over $350 million. [37]

In October 2023, SiFive laid off approximately 20% (~140) of its 650 employees. SiFive reiterated their commitment to existing products and lines and stated that the company is "well funded for years in the future and continue to work". [38] [39]

Products

DesignShare platform

DesignShare was an open source platform for building prototypes. SiFive partnered with vendors to provide IP to customers designing custom chip prototypes without paying IP fees in advance. Once chip designs were ready for mass production, customers would pay for the IP. DesignShare partners included Brite Semiconductor, Rambus, Chipus Microelectronics, and more.

Related Research Articles

<span class="mw-page-title-main">Itanium</span> Family of 64-bit Intel microprocessors

Itanium is a discontinued family of 64-bit Intel microprocessors that implement the Intel Itanium architecture. The Itanium architecture originated at Hewlett-Packard (HP), and was later jointly developed by HP and Intel. Launched in June 2001, Intel initially marketed the processors for enterprise servers and high-performance computing systems. In the concept phase, engineers said "we could run circles around PowerPC...we could kill the x86." Early predictions were that IA-64 would expand to the lower-end servers, supplanting Xeon, and eventually penetrate into the personal computers, eventually to supplant reduced instruction set computing (RISC) and complex instruction set computing (CISC) architectures for all general-purpose applications.

<span class="mw-page-title-main">Microprocessor</span> Computer processor contained on an integrated-circuit chip

A microprocessor is a computer processor for which the data processing logic and control is included on a single integrated circuit (IC), or a small number of ICs. The microprocessor contains the arithmetic, logic, and control circuitry required to perform the functions of a computer's central processing unit (CPU). The IC is capable of interpreting and executing program instructions and performing arithmetic operations. The microprocessor is a multipurpose, clock-driven, register-based, digital integrated circuit that accepts binary data as input, processes it according to instructions stored in its memory, and provides results as output. Microprocessors contain both combinational logic and sequential digital logic, and operate on numbers and symbols represented in the binary number system.

<span class="mw-page-title-main">MIPS Technologies</span> American fabless semiconductor design company

MIPS Tech LLC, formerly MIPS Computer Systems, Inc. and MIPS Technologies, Inc., is an American fabless semiconductor design company that is most widely known for developing the MIPS architecture and a series of RISC CPU chips based on it. MIPS provides processor architectures and cores for digital home, networking, embedded, Internet of things and mobile applications.

<span class="mw-page-title-main">PowerPC</span> RISC instruction set architecture by AIM alliance

PowerPC is a reduced instruction set computer (RISC) instruction set architecture (ISA) created by the 1991 Apple–IBM–Motorola alliance, known as AIM. PowerPC, as an evolving instruction set, has been named Power ISA since 2006, while the old name lives on as a trademark for some implementations of Power Architecture–based processors.

<span class="mw-page-title-main">Reduced instruction set computer</span> Processor executing one instruction in minimal clock cycles

In electronics and computer science, a reduced instruction set computer (RISC) is a computer architecture designed to simplify the individual instructions given to the computer to accomplish tasks. Compared to the instructions given to a complex instruction set computer (CISC), a RISC computer might require more instructions in order to accomplish a task because the individual instructions are written in simpler code. The goal is to offset the need to process more instructions by increasing the speed of each instruction, in particular by implementing an instruction pipeline, which may be simpler to achieve given simpler instructions.

IA-64 is the instruction set architecture (ISA) of the discontinued Itanium family of 64-bit Intel microprocessors. The basic ISA specification originated at Hewlett-Packard (HP), and was subsequently implemented by Intel in collaboration with HP. The first Itanium processor, codenamed Merced, was released in 2001.

SuperH is a 32-bit reduced instruction set computing (RISC) instruction set architecture (ISA) developed by Hitachi and currently produced by Renesas. It is implemented by microcontrollers and microprocessors for embedded systems.

XScale is a microarchitecture for central processing units initially designed by Intel implementing the ARM architecture instruction set. XScale comprises several distinct families: IXP, IXC, IOP, PXA and CE, with some later models designed as system-on-a-chip (SoC). Intel sold the PXA family to Marvell Technology Group in June 2006. Marvell then extended the brand to include processors with other microarchitectures, like Arm's Cortex.

<span class="mw-page-title-main">Silicon Integrated Systems</span>

Silicon Integrated Systems is a company that manufactures, among other things, motherboard chipsets. The company was founded in 1987 in Hsinchu Science Park, Taiwan.

Cirrus Logic Inc. is an American fabless semiconductor supplier that specializes in analog, mixed-signal, and audio DSP integrated circuits (ICs). Since 1998, the company's headquarters have been in Austin, Texas.

<span class="mw-page-title-main">Loongson</span> Chinese microprocessor manufacturer

Loongson is the name of a family of general-purpose, MIPS architecture-compatible, later in-house LoongArch architecture microprocessors, as well as the name of the Chinese fabless company that develops them. The processors are alternately called Godson processors, which is described as its academic name.

<span class="mw-page-title-main">Multi-core processor</span> Microprocessor with more than one processing unit

A multi-core processor is a microprocessor on a single integrated circuit with two or more separate processing units, called cores, each of which reads and executes program instructions. The instructions are ordinary CPU instructions but the single processor can run instructions on separate cores at the same time, increasing overall speed for programs that support multithreading or other parallel computing techniques. Manufacturers typically integrate the cores onto a single integrated circuit die or onto multiple dies in a single chip package. The microprocessors currently used in almost all personal computers are multi-core.

Tilera Corporation was a fabless semiconductor company focusing on manycore embedded processor design. The company shipped multiple processors in the TILE64, TILEPro64, and TILE-Gx lines.

<span class="mw-page-title-main">Arm Holdings</span> British multinational semiconductor and software design company

Arm Holdings plc is a British semiconductor and software design company based in Cambridge, England, whose primary business is the design of central processing unit (CPU) cores that implement the ARM architecture family of instruction sets. It also designs other chips, provides software development tools under the DS-5, RealView and Keil brands, and provides systems and platforms, system-on-a-chip (SoC) infrastructure and software. As a "holding" company, it also holds shares of other companies. Since 2016, it has been majority owned by Japanese conglomerate SoftBank Group.

Heterogeneous computing refers to systems that use more than one kind of processor or core. These systems gain performance or energy efficiency not just by adding the same type of processors, but by adding dissimilar coprocessors, usually incorporating specialized processing capabilities to handle particular tasks.

RISC-V is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles. Unlike most other ISA designs, RISC-V is provided under royalty-free open-source licenses. Many companies are offering or have announced RISC-V hardware; open source operating systems with RISC-V support are available, and the instruction set is supported in several popular software toolchains.

Since 1985, many processors implementing some version of the MIPS architecture have been designed and used widely.

<span class="mw-page-title-main">Ampere Computing</span> American fabless semiconductor company

Ampere Computing LLC is an American fabless semiconductor company based in Santa Clara, California that develops processors for servers operating in large scale environments. Ampere also has offices in: Portland, Oregon; Taipei, Taiwan; Raleigh, North Carolina; Bangalore, India; Warsaw, Poland; and Ho Chi Minh City, Vietnam.

Advanced Matrix Extensions (AMX), also known as Intel Advanced Matrix Extensions, are extensions to the x86 instruction set architecture (ISA) for microprocessors from Intel designed to work on matrices to accelerate artificial intelligence (AI) and machine learning (ML) workloads.

References

  1. 1 2 "SiFive, Inc.: Private Company Information". Bloomberg. Retrieved 17 March 2017.
  2. ↑ Cherney, Max A. (October 24, 2023). "Chip design startup SiFive lays off 20% of staff". Reuters.
  3. 1 2 "SiFive hires Qualcomm exec as CEO for RISC-V alternatives to Nvidia-Arm". VentureBeat. 2020-09-17. Retrieved 2021-09-07.
  4. 1 2 Gurman, Mark (March 12, 2024). "Arm Rival SiFive Expects Licensing Revenue to Surge This Year". Bloomberg News.
  5. ↑ Takahashi, Dean (October 11, 2023). "SiFive unveils two new high-performance RISC-V processors". VentureBeat.
  6. 1 2 Shilov, Anton (2016-07-18). "SiFive Unveils Freedom Platforms for RISC-V-Based Semi-Custom Chips". AnandTech. Archived from the original on July 19, 2016. Retrieved 2017-03-17.
  7. 1 2 3 4 Takahashi, Dean (2016-11-29). "SiFive launches open source RISC-V custom chip". VentureBeat. Archived from the original on October 21, 2022. Retrieved 2017-03-17.
  8. ↑ Hall, Christine (2019-05-28). "Companies Pushing Open Source RISC-V Silicon Out to the Edge". Data Center Knowledge. Archived from the original on May 28, 2019. Retrieved 2021-09-07.
  9. ↑ McLellan, Paul (2016-12-05). "RISC-V Available in Silicon". Cadence. Archived from the original on August 16, 2018. Retrieved 2017-03-19.
  10. ↑ "Custom processor maker SiFive appoints Intel veteran as CEO | VentureBeat". venturebeat.com. 2017-08-15. Retrieved 2017-10-12.
  11. ↑ Verma, Adarsh (2017-10-09). "Linux Gets Its First Multi-Core, RISC-V Based Open Source Processor". Fossbytes. Retrieved 2017-10-12.
  12. ↑ Farrell, Nick. "2018 will be the year of the RISC V Linux processors" . Retrieved 2017-10-12.
  13. ↑ "SiFive Introduces RISC-V Linux-Capable Multicore Processor". Hackaday. 2018-02-04. Retrieved 2018-02-05.
  14. ↑ "SiFive Introduces HiFive Unleashed RISC-V Linux Development Board (Crowdfunding)". www.cnx-software.com. 4 February 2018. Retrieved 2018-02-05.
  15. ↑ "SiFive Is Launching The Most Compelling RISC-V Development Board Yet - Phoronix". www.phoronix.com. Retrieved 2020-12-19.
  16. ↑ April 2021, Anton Shilov 13 (2021-04-13). "SiFive Tapes Out First 5nm TSMC RISC-V Chip With 7.2 Gbps HBM3". Tom's Hardware. Retrieved 2021-09-07.{{cite web}}: CS1 maint: numeric names: authors list (link)
  17. ↑ June 2021, Nathaniel Mott 24 (2021-06-24). "Canonical Gives RISC-V a HiFive". Tom's Hardware. Retrieved 2021-09-07.{{cite web}}: CS1 maint: numeric names: authors list (link)
  18. ↑ "BSC, Codeplay and SiFive help accelerate applications on RISC-V thanks to V-extension support in LLVM". BSC-CNS. Retrieved 2021-09-07.
  19. ↑ "Intel Ends Talks to Acquire Arm Rival SiFive — for Now: Report | CRN".
  20. ↑ https://www.eetimes.com/intel-looking-to-buy-sifive-for-2bn/
  21. ↑ Cherney, Max (October 25, 2023) [October 25, 2023]. Coates, Stephen; Reese, Chris (eds.). "Chip design startup SiFive lays off 20% of staff". Reuters . Archived from the original on October 25, 2023. Retrieved March 4, 2024.{{cite news}}: CS1 maint: date and year (link)
  22. ↑ Takahashi, Dean (May 8, 2017). "SiFive raises $8.5 million for licensable custom microprocessors". VentureBeat.
  23. ↑ "SiFive raises $50.6 million for licensable custom microprocessors". VentureBeat. 2018-04-02. Retrieved 2020-05-27.
  24. ↑ "9 Bay Area startups raised over $300 million at week's end - Silicon Valley Business Journal". www.bizjournals.com. Retrieved 2020-05-27.
  25. ↑ Shilov, Anton. "Samsung to Use SiFive RISC-V Cores for SoCs, Automotive, 5G Applications". www.anandtech.com. Retrieved 2020-05-27.
  26. ↑ Chan, Rosalie. "The star Apple engineer behind its Swift programming language just left Google and went to a new job at hot AI startup SiFive". Business Insider. Retrieved 2020-05-27.
  27. ↑ Nellis, Stephen (2020-08-11). "Arm rival SiFive raises $60 million from SK Hynix, Aramco". Reuters. Retrieved 2020-09-16.
  28. ↑ "SiFive Launches OpenFive As Custom Silicon Business Unit For RISC-V, ARM, Other ISAs - Phoronix". www.phoronix.com. Retrieved 2021-09-07.
  29. ↑ Williams, Chris. "What links AMD CPU guru Jim Keller, an AI chip upstart, and SiFive? This vector-crunching 64-bit RISC-V processor". www.theregister.com. Retrieved 2021-09-07.
  30. ↑ "SiFive Intelligence platform tapped by Tenstorrent and Renesas". LinuxGizmos.com. 2021-04-22. Retrieved 2021-09-07.
  31. ↑ Salter, Jim (2021-06-22). "SiFive's brand-new P550 is one of the world's fastest RISC-V CPUs". Ars Technica. Retrieved 2021-09-07.
  32. ↑ "SiFive aims to challenge Arm with new tech, pairs with Intel on effort". Reuters. 2021-06-22. Retrieved 2021-09-07.
  33. ↑ Cutress, Dr Ian. "Intel to Create RISC-V Development Platform with SiFive P550 Cores on 7nm in 2022". www.anandtech.com. Retrieved 2021-09-07.
  34. ↑ Cutress, Dr Ian. "Intel's Process Roadmap to 2025: with 4nm, 3nm, 20A and 18A?!". www.anandtech.com. Retrieved 2021-09-07.
  35. ↑ "Chipmaker SiFive Is Said to Draw Intel Takeover Interest". Bloomberg.com. 2021-06-10. Retrieved 2021-09-07.
  36. ↑ "SiFive speeds up RISC-V U74 cores as Canaan unveils a 3-TOPS Kendryte K510". LinuxGizmos.com. 2021-07-30. Retrieved 2021-09-07.
  37. ↑ "SiFive Leadership in RISC-V Powers $2.5B+ Company Valuation". businesswire.com. 16 March 2022.
  38. ↑ Cutress, Ian (2023-10-24). "The Risk of Risc-V: What's Going On (Updated)". More Than Moore. Retrieved 2023-10-25.
  39. ↑ "Arm Rival SiFive Expects Licensing Revenue to Surge This Year". Bloomberg.com. 2024-03-12. Retrieved 2024-03-17.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.