VLSI Project

The VLSI Project was a DARPA-program initiated by Robert Kahn in 1978 ^[1] that provided research funding to a wide variety of university-based teams in an effort to improve the state of the art in microprocessor design, then known as Very Large Scale Integration (VLSI).

The VLSI Project is one of the most influential research projects in modern computer history. Its offspring include Berkeley Software Distribution (BSD) Unix, the reduced instruction set computer (RISC) processor concept, many computer-aided design (CAD) tools still in use today, 32-bit graphics workstations, fabless manufacturing and design houses, and its own semiconductor fabrication plant (fab), MOSIS, starting in 1981. ^[2] A similar DARPA project partnering with industry, VHSIC had little or no impact.

The VLSI Project was central in promoting the Mead and Conway revolution throughout industry.

Project

New design rules

In 1975, Carver Mead, Tom Everhart and Ivan Sutherland of Caltech wrote a report for ARPA on the topic of microelectronics. Over the previous few years, Mead had coined the term "Moore's law" to describe Gordon Moore's 1965 prediction for the growth rate of complexity, and in 1974, Robert Dennard of IBM noted that the scale shrinking that formed the basis of Moore's law also affected the performance of the systems. These combined effects implied a massive increase in computing power was about to be unleashed on the industry. ^[3] The report, published in 1976, suggested that ARPA fund development across a number of fields in order to deal with the complexity that was about to appear due to these "very-large-scale integrated circuits". ^[4]

Later that year, Sutherland wrote a letter to his brother Bert who was at that time working at Xerox PARC. He suggested a joint effort between PARC and Caltech to begin studying these issues. Bert agreed to form a team, inviting Lynn Conway and Doug Fairbairn to join. Conway had previously worked at IBM on a supercomputer project known as ACS-1. After considering the notes from Mead, Conway realized that the rapid scaling of CMOS being predicted would allow it to surpass the otherwise faster ECL systems used on larger systems as the feature sizes shrank and Dennard's speed predictions kicked in. It also implied that the entire ACS-1 mainframe would one day fit on a single chip. ^[4] In 1976, Sutherland and Mead wrote an article in Scientific American on the challenges presented by the new complexity. ^[5]

At the time, microprocessor design was plateauing at the 100,000 transistor level because the tools available to the designers were simply unable to deal with more complex designs. 16-bit and 16/32-bit designs were coming to market, but beyond that seemed too difficult and expensive to contemplate. Mead and Conway felt that there was no theoretical problem impeding progress, simply a number of practical ones, and set about solving these in order to make much more complex designs possible. Simply put, the solution was to simplify everything, inventing new practical rules-of-thumb for designers and applying computers to the problems that were larger. ^[5] This process was aided by the recent introduction of depletion mode NMOS logic, which greatly simplified the conceptual model of the active elements. ^[6]

The mid-1970s were a period of rapid change as new processes were being introduced at different companies at a rapid pace. Each new process led to a set of design rules that often ran to 40 pages. These would include details like "do not place to parallel lines on the metallization layer (MET) that are closer than 2 micrometers apart". Dozens of such rules were developed for each layer to squeeze out maximum performance. In early 1977, Conway began developing a new set of completely generic rules. These would not offer the highest performance possible for any given system, but her concept was that it would so greatly reduce design time that it could be adapted to a new underling fabrication technology with little or no changes, and such a move would offer many times the performance benefit that using every published trick of the existing rules would. ^[6]

Starting with three colored whiteboard pens representing each of the types of layers, MET, POLY, DIFF, Conway developed a set of design rules that worked on every current process. Further development led to the realization that all of the dimensions could be expressed as multiples of some fundamental minimum feature size possible using that process, which became known as λ (the Greek letter lambda). λ was set to be one half of the minimum width of a line of POLY or DIFF, and the rules expressed in those terms; "a line has to be two λ wide", "two lines on the same layer must be at least three λ apart", "lines on different layers must be one λ apart" and so forth. The end result was a short set of design rules that applied at any scale. Conway later noted "I vividly recall seeing Mead's jaw drop that spring morning in 1977 as I presented my strategy for λ-based rules on my whiteboard at PARC." ^[7]

Internet based process

One of the primary efforts under VLSI was the creation of the hardware and software needed to automate the design process, which at that point was still largely manual. For a design containing hundreds of thousands of transistors, there was simply no machine short of a supercomputer that had the memory and performance needed to work on the design as a whole.

To address this problem, and thereby allow "average" companies to use automated tools, VLSI funded the Geometry Engine and Pixel-Planes projects at Stanford University and University of North Carolina at Chapel Hill (respectively) to create suitable graphics hardware at the desktop level. The former evolved into an effort to design a networked CAD workstation, known as the Stanford University Network. This is better known today under its acronym, "SUN", as in Sun Microsystems, which commercialized the design.

To provide a common software platform to run these new tools, VLSI also funded a Berkeley project to provide a standardized Unix implementation, known today as the Berkeley Software Distribution (BSD). Almost all early workstations used BSD, including designs that evolved into Sun, SGI, Apollo Computer, and others. BSD later spawned several descendants, OpenBSD, FreeBSD, NetBSD, and DragonFlyBSD.

CAD software was an important part of the VLSI effort. This led to major improvements in CAD technology for layout, design rule checking, and simulation. The tools developed in this program were used extensively in both academic research programs and in industry. The ideas were developed in commercial implementations by companies such as VLSI Technology, Cadnetix, and Synopsis.

With these tools in hand, other VLSI funded projects were able to make huge strides in design complexity, sparking off the RISC revolution. The two major VLSI-related projects were Berkeley RISC and Stanford MIPS, both of which relied heavily on the tools developed in previous VLSI projects. To allow design teams to produce test examples, the project also funded the building of their own fabrication facility, MOSIS (Metal Oxide Semiconductor Implementation Service), which received plans electronically. MOSIS remains in operation today.

Another important part of the MOSIS fabrication process was the development of the multichip wafer, which allowed a single wafer of silicon to be used to produce several chip designs at the same time. Previously a wafer would normally be used to produce a single design, which meant that there was a definite minimum production run one could consider starting up. In contrast, the multichip wafer a small batch of a chip design could be produced in the middle of a larger run, dramatically lowering the startup cost and prototyping stage.

Investigators

• David Patterson, Berkeley_RISC RISC I and II
• John L. Hennessy, MIPS architecture
• Danny Hillis, Connection Machine
• Charles Seitz, Cosmic Cube
• H. T. Kung, WARP
• Jim Clark, Geometry Engine
• Forest Baskett, SUN networking
• John Ousterhout, Caesar and Magic design tools

Direct outcomes of the VLSI Project

• Sun-1 was an offshoot of the Stanford SUN workstation project
• Silicon Graphics's workstation design was based on the Geometry Engine concept
• UNC's Pixel-Planes, PixelFlow and WarpEngine series of parallel processor graphics workstations
• Berkeley RISC turned into SPARC at Sun Microsystems
• Stanford MIPS are used in many embedded applications such as set-top boxes
• BSD Unix and its derivatives remain a popular system

References

1. Funding a Revolution: Government Support for Computing Research. National Academy Press. 1999. doi:10.17226/6323. ISBN   978-0-309-06278-7 . Retrieved 17 September 2020. DARPA's VLSI program built upon these early efforts. Formally initiated by Robert Kahn in 1978, the DARPA program grew out of a study it commissioned at RAND Corporation in 1976 to evaluate the scope of research DARPA might support in VLSI (Sutherland, 1976).
2. Pina, C. A. (7 August 2002). "Evolution of the MOSIS VLSI educational program". Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002. pp. 187–191. doi:10.1109/DELTA.2002.994612. ISBN   0-7695-1453-7. S2CID   35695273 . Retrieved 17 September 2020. MOSIS was started in 1981 by the U.S. Defense Advanced Research Program Agency
3. Conway 2012, p. 5.
4. Conway 2012, p. 6.
5. Conway 2012, p. 7.
6. Conway 2012, p. 8.
7. Conway 2012, p. 10.

Bibliography

• Conway, Lynn (Fall 2012). "Reminiscences of the VLSI Revolution" (PDF). IEEE Solid-State Circuits Magazine. 4 (44): 8–31. doi:10.1109/MSSC.2012.2215752. S2CID   9286356.

External links

• National Research Council (1995). "Box 1.2 An example of a Successful Federal R&D Program: The ARPA VLSI Program". Evolving the High Performance Computing and Communications Initiative to Support the Nation's Information Infrastructure. National Academies Press. p. 19. doi:10.17226/4948. ISBN   978-0-309-05277-1.
• Clark, James (July 1982). "The Geometry Engine: A VLSI Geometry System for Graphics". Computer Graphics. 16 (3): 127–133. CiteSeerX   10.1.1.359.8519 . doi:10.1145/965145.801272. S2CID   10223583.
• The Pixel-Planes Group