Prabhu Goel

Last updated

Prabhu Goel (born 1949) is an Indian American researcher, entrepreneur [1] and businessman, known for having developed the PODEM Automatic test pattern generation and Verilog hardware description language. [2]

Contents

In 1970 Goel graduated as an electrical engineer from the Indian Institute of Technology Kanpur, India. He was the President's Gold Medalist of his IIT batch and received a Ph.D. in Electrical Engineering from Carnegie Mellon University, in 1974.

In 1973, he joined IBM's EDA organization where he was involved with chip test automation. At IBM he developed the PODEM algorithm. [3]

In 1980 he was the recipient of the IBM Corporate Award of $50,000 for his contributions to the testing of VLSI chips and systems at IBM.

In 1981 to join Wang Labs. In 1982 to start Gateway Design Automation which developed the now IEEE industry standard Verilog. He started Gateway with an equity investment of $500 and used consulting revenue to sustain himself while he developed Gateway's first product called Testscan. Testscan was a chip design tool that automatically generated manufacturing test vectors to help screen out manufacturing defects in the production of VLSI chips and systems. In Dec 1983, he sold two licenses of Testscan to Raytheon and Texas Instruments for a total of $300,000. Those funds enabled Goel to recruit other team members including Phil Moorby and Chi-Lai Huang in 1984. Phil was a simulation expert while Chi-Lai was a synthesis expert. Gateway developed Verilog with a mission to make a Hardware Description Language which lent itself to automatic synthesis. Phil Moorby architected the language and the product with Chi-Lai ensuring the language was capable of being subjected to automatic synthesis. In 1986 Greylock and Fidelity Ventures made an unsolicited venture investment in Gateway. Prabhu chose to accept the investment to expand his network and advisor group. Gateway negotiated a technology agreement with Motorola Corporation in 1987 that allowed Verilog to be enhanced to Motorola requirements and thereby became the golden simulator for Motorola ASIC. Verilog then went on to become the golden simulator for most ASIC foundries across the world. Prabhu was recognized as the New England Entrepreneur of the Year in 1989. He sold his stake at Gateway for about $80 million in 1990. High-Tech Ventures by Gordon Bell & John McNamara pp. 289-299

He won the 2003 IEEE Industrial Pioneer Award for his work on design modeling and design verification through Verilog and Verilog-based design. [4] He is now a private venture capitalist. [5]

He has set up the "Poonam and Prabhu Goel Chair" at the Department of Computer Science and Engineering at IIT Kanpur in the area of Internet Space, [6] and the "Prabhu Goel Research Centre For Computer & Internet Security". [7] He was a founding member of TiE (The Indus Entrepreneur) the largest organization of entrepreneurs in the world, with chapters in 42 countries.

See also

Related Research Articles

<span class="mw-page-title-main">VHDL</span> Hardware description language

The VHSIC Hardware Description Language (VHDL) is a hardware description language (HDL) that can model the behavior and structure of digital systems at multiple levels of abstraction, ranging from the system level down to that of logic gates, for design entry, documentation, and verification purposes. Since 1987, VHDL has been standardized by the Institute of Electrical and Electronics Engineers (IEEE) as IEEE Std 1076; the latest version of which is IEEE Std 1076-2019. To model analog and mixed-signal systems, an IEEE-standardized HDL based on VHDL called VHDL-AMS has been developed.

Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction. It is also used in the verification of analog circuits and mixed-signal circuits, as well as in the design of genetic circuits. In 2009, the Verilog standard was merged into the SystemVerilog standard, creating IEEE Standard 1800-2009. Since then, Verilog is officially part of the SystemVerilog language. The current version is IEEE standard 1800-2017.

In computer engineering, a hardware description language (HDL) is a specialized computer language used to describe the structure and behavior of electronic circuits, and most commonly, digital logic circuits.

<span class="mw-page-title-main">Application-specific integrated circuit</span> Integrated circuit customized for a specific task

An application-specific integrated circuit is an integrated circuit (IC) chip customized for a particular use, rather than intended for general-purpose use, such as a chip designed to run in a digital voice recorder or a high-efficiency video codec. Application-specific standard product chips are intermediate between ASICs and industry standard integrated circuits like the 7400 series or the 4000 series. ASIC chips are typically fabricated using metal–oxide–semiconductor (MOS) technology, as MOS integrated circuit chips.

Electronic design automation (EDA), also referred to as electronic computer-aided design (ECAD), is a category of software tools for designing electronic systems such as integrated circuits and printed circuit boards. The tools work together in a design flow that chip designers use to design and analyze entire semiconductor chips. Since a modern semiconductor chip can have billions of components, EDA tools are essential for their design; this article in particular describes EDA specifically with respect to integrated circuits (ICs).

A silicon compiler is a electronic design automation software tool that is used for high-level synthesis of integrated circuits. Such tool takes a user's specification of a IC design as input and automatically generates an integrated circuit (IC) design files as output for further fabrication by the seminconductor fabrication plant or manually from discrete components. The process is sometimes referred to as hardware compilation. The silicon compiler may use vendor's Process Design Kit for the production.

In computer engineering, logic synthesis is a process by which an abstract specification of desired circuit behavior, typically at register transfer level (RTL), is turned into a design implementation in terms of logic gates, typically by a computer program called a synthesis tool. Common examples of this process include synthesis of designs specified in hardware description languages, including VHDL and Verilog. Some synthesis tools generate bitstreams for programmable logic devices such as PALs or FPGAs, while others target the creation of ASICs. Logic synthesis is one step in circuit design in the electronic design automation, the others are place and route and verification and validation.

VLSI Technology, Inc., was an American company that designed and manufactured custom and semi-custom integrated circuits (ICs). The company was based in Silicon Valley, with headquarters at 1109 McKay Drive in San Jose. Along with LSI Logic, VLSI Technology defined the leading edge of the application-specific integrated circuit (ASIC) business, which accelerated the push of powerful embedded systems into affordable products.

"Verilog HDL originated at Automated Integrated Design Systems in 1985. The company was privately held at that time by Dr. Prabhu Goel, the inventor of the PODEM test generation algorithm. Verilog HDL was designed by Phil Moorby, who was later to become the Chief Designer for Verilog-XL and the first Corporate Fellow at Cadence Design Systems. Gateway Design Automation grew rapidly with the success of Verilog-XL and was finally acquired by Cadence Design Systems, San Jose, CA in 1989."

<span class="mw-page-title-main">SystemVerilog</span> Hardware description and hardware verification language

SystemVerilog, standardized as IEEE 1800, is a hardware description and hardware verification language used to model, design, simulate, test and implement electronic systems. SystemVerilog is based on Verilog and some extensions, and since 2008, Verilog is now part of the same IEEE standard. It is commonly used in the semiconductor and electronic design industry as an evolution of Verilog.

Phil Moorby was a British engineer and computer scientist. Moorby was born and brought up in Birmingham, England, and studied Mathematics at Southampton University, England. Moorby received his master's degree in computer science from Manchester University, England, in 1974. He moved to the United States in 1983.

Logic simulation is the use of simulation software to predict the behavior of digital circuits and hardware description languages. Simulation can be performed at varying degrees of physical abstraction, such as at the transistor level, gate level, register-transfer level (RTL), electronic system-level (ESL), or behavioral level.

Arvind is the Johnson Professor of Computer Science and Engineering in the Computer Science and Artificial Intelligence Laboratory (CSAIL) at the Massachusetts Institute of Technology (MIT). He is a Fellow of the Institute of Electrical and Electronics Engineers (IEEE) and the Association for Computing Machinery (ACM). He was also elected as a member into the National Academy of Engineering in 2008 for contributions to data flow and multi-thread computing and the development of tools for the high-level synthesis of hardware.

Aldec, Inc. is a privately owned electronic design automation company based in Henderson, Nevada that provides software and hardware used in creation and verification of digital designs targeting FPGA and ASIC technologies.

An application-specific instruction set processor (ASIP) is a component used in system on a chip design. The instruction set architecture of an ASIP is tailored to benefit a specific application. This specialization of the core provides a tradeoff between the flexibility of a general purpose central processing unit (CPU) and the performance of an application-specific integrated circuit (ASIC).

High-level synthesis (HLS), sometimes referred to as C synthesis, electronic system-level (ESL) synthesis, algorithmic synthesis, or behavioral synthesis, is an automated design process that takes an abstract behavioral specification of a digital system and finds a register-transfer level structure that realizes the given behavior.

<span class="mw-page-title-main">Verilator</span>

Verilator is a free and open-source software tool which converts Verilog to a cycle-accurate behavioral model in C++ or SystemC. The generated models are cycle-accurate and 2-state; as a consequence, the models typically offer higher performance than the more widely used event-driven simulators, which can model behavior within the clock cycle. Verilator is now used within academic research, open source projects and for commercial semiconductor development. It is part of the growing body of free EDA software.

Catapult C Synthesis, a commercial electronic design automation product of Mentor Graphics, is a high-level synthesis tool, sometimes called algorithmic synthesis or ESL synthesis. Catapult C takes ANSI C/C++ and SystemC inputs and generates register transfer level (RTL) code targeted to FPGAs and ASICs.

<span class="mw-page-title-main">Sandeep Shukla</span>

Sandeep Kumar Shukla is currently Poonam and Prabhu Goel Chair Professor and previous head of Computer Science and Engineering Department, Indian Institute of Technology, Kanpur, India. He is currently the Editor-in-Chief of ACM Transactions on Embedded Systems, and associate editor for ACM transactions on Cyber Physical Systems. He is currently the joint director of C3i centre at IIT Kanpur along with Manindra Agrawal.

Rajat Moona is the Director of Indian Institute of Technology Gandhinagar. He has served as director at Indian Institute of Technology, Bhilai. He was also a professor of Computer Science and Engineering at IIT Kanpur and Director General of Centre for Development of Advanced Computing.

References

  1. ↑ The Entrepreneurship Dynamic: Origins of Entrepreneurship and the Evolution ... By Claudia Bird Schoonhoven, Elaine Romanelli, Stanford University Press, 2001, p. 88
  2. ↑ SystemVerilog for Design: A Guide to Using SystemVerilog for Hardware Design and Modeling, Stuart Sutherland, Simon Davidmann, Peter Flake, Springer, 2004, p. 359
  3. ↑ Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits, M. Bushnell, Vishwani Agrawal, Springer, 30 November 2000, p. 187
  4. ↑ iPolicy Networks' CEO Wins 2003 IEEE Industrial Pioneer Award; Prabhu Goel's Recent Award Reflects Visionary Career and Lifetime Contributions, BUSINESS WIRE, 7 June 2004,
  5. ↑ Prabhu Goel. He and his wife Poonam Goel are the founders of Foundation for Excellence (www.ffe.org) a non-profit organization that provides scholarships to the very bright but financially underprivileged students who are studying for careers in medicine or engineering in India. This Foundation has been operating since 1994. [ dead link ]
  6. ↑ Poonam & Prabhu Goel Chair at IIT Kanpur "Poonam & Prabhu Goel Chair at IIT Kanpur". Archived from the original on 6 November 2012. Retrieved 25 January 2013.
  7. ↑ Prabhu Goel Research Centre For Computer & Internet Security http://www.security.iitk.ac.in/
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.