MIL-STD-1750A

Last updated
1750A
Bits16-bit
Introduced1980
Design CMOS, GaAs, ECL, SoS
TypeCISC[ citation needed ]
Encoding 16-bit instructions
ExtensionsFPU, MMU
Registers
General purpose 16 × 16-bit
Floating point Optional in specification

MIL-STD-1750A or 1750A is the formal definition of a 16-bit computer instruction set architecture (ISA), including both required and optional components, as described by the military standard document MIL-STD-1750A (1980). Since August 1996, it has been inactive for new designs.

Contents

In addition to the core ISA, the definition defines optional instructions, such as a FPU and MMU. Importantly, the standard does not define the implementation details of a 1750A processor.

Internals

Bound copy, from the 1980s, of the MIL-STD-1750A specification document Cover page of MIL-STD-1750A specification document.jpg
Bound copy, from the 1980s, of the MIL-STD-1750A specification document

The 1750A supports 216 16-bit words of memory for the core standard. The standard defines an optional memory management unit that allows 220 16-bit words of memory using 512 page mapping registers (in the I/O space), defining separate instruction and data spaces, and keyed memory access control.

Most instructions are 16 bits, although some have a 16-bit extension. The standard computer has 16 general purpose 16-bit registers (0 through 15). Registers 1 through 15 can be used as index registers. Registers 12 through 15 can be used as base registers.

Any of the 16 registers can be used as a stack pointer for the SJS and URS instructions (stack jump subroutine and unstack return subroutine), but only register 15 is used as the stack pointer for the PSHM and POPM instructions (push multiple and pop multiple).

The computer has instructions for 16, and 32-bit binary arithmetic, as well as 32 and 48 bit floating point. I/O is generally via the I/O instructions (XIO and VIO), which have a separate 216 16-bit word address space and may have a specialized bus.

Implementations

Performance Semiconductor P1750AE MIL STD P1750AE40PGME 1.jpg
Performance Semiconductor P1750AE

Because MIL-STD-1750A does not define implementation details, 1750A products are available from a wide variety of companies in the form of component, board, and system-level offerings implemented in myriad technologies, often the most advanced and exotic of their respective periods (e.g. GaAs, ECL, SoS).

1750A systems often offer high levels of protection from radiation and other hazardous environments, making them particularly suited for military, aviation and space applications.

Examples of MIL-STD-1750A implementations include:

Programming

Software vendor from the 1980s offering cross-compilers from three language languages to the 1750A Advanced Computer Techniques Ada Jovial Fortran 1750A pin button.jpg
Software vendor from the 1980s offering cross-compilers from three language languages to the 1750A

Processors based on MIL-STD-1750A are often programmed in JOVIAL, a high-level programming language defined by the United States Department of Defense which is derived from ALGOL 58. Later, Ada was heavily used.

There are also C compilers, for example Cleanscape XTC-1750A. Older versions of GNU GCC contain support for MIL-STD-1750A; it was declared obsolete in version 3.1, and removed in subsequent versions.

In addition, DDC-I provides its SCORE Integrated Development Environment (IDE) with both Ada95 and C compilers, and TADS (Tartan Ada Development System) Ada83 development environment, both targeting processors based on MIL-STD-1750A.

Deployments

The U.S. Air Force defined the standard in order to have a common computing architecture and thereby reduce the costs of software and computer systems for all military computing needs. This includes embedded tasks such as aircraft and missile control systems as well as more mundane general military computing needs.

The advantages of this concept are recognized outside of the USAF, and the 1750A has been adopted by other organizations such as the European Space Agency, NASA, Israeli Aircraft Industries, and many projects in academia.

Examples of military aircraft using the 1750A include:

Use in space

Fully space-rated implementations make the 1750A one of the few types of computers that are applicable for use in deep space applications. Example spacecraft that use the 1750A are:

1750B

The MIL-STD-1750B was to be a successor architecture to the MIL-STD-1750A, with added and expanded features, some of which were optional. By the mid-1980s there was a published draft of the 1750B available, [8] and some vendors began implementations for it. However, no finalized specification was ever issued for the 1750B, as military and industry attention shifted to 32-bit architectural alternatives such as the MIPS R3000.

Related Research Articles

<span class="mw-page-title-main">Motorola 68010</span>

The Motorola MC68010 processor is a 16/32-bit microprocessor from Motorola, released in 1982 as the successor to the Motorola 68000. It fixes several small flaws in the 68000, and adds a few features.

The 88000 is a RISC instruction set architecture developed by Motorola during the 1980s. The MC88100 arrived on the market in 1988, some two years after the competing SPARC and MIPS. Due to the late start and extensive delays releasing the second-generation MC88110, the m88k achieved very limited success outside of the MVME platform and embedded controller environments. When Motorola joined the AIM alliance in 1991 to develop the PowerPC, further development of the 88000 ended.

ARM is a family of RISC instruction set architectures (ISAs) for computer processors. Arm Ltd. develops the ISAs and licenses them to other companies, who build the physical devices that use the instruction set. It also designs and licenses cores that implement these ISAs.

<span class="mw-page-title-main">Memory management unit</span> Hardware translating virtual addresses to physical address

A memory management unit (MMU), sometimes called paged memory management unit (PMMU), is a computer hardware unit that examines all memory references on the memory bus, translating these requests, known as virtual memory addresses, into physical addresses in main memory.

JOVIAL is a high-level programming language based on ALGOL 58, specialized for developing embedded systems. It was a major system programming language through the 1960s and 1970s.

Plessey System 250, also known as PP250, was the first operational computer to implement capability-based addressing, to check and balance the computation as a pure Church–Turing machine. Plessey built the systems for a British Army message routing project.

<span class="mw-page-title-main">Intel i960</span>

Intel's i960 was a RISC-based microprocessor design that became popular during the early 1990s as an embedded microcontroller. It became a best-selling CPU in that segment, along with the competing AMD 29000. In spite of its success, Intel stopped marketing the i960 in the late 1990s, as a result of a settlement with DEC whereby Intel received the rights to produce the StrongARM CPU. The processor continues to be used for a few military applications.

Radiation hardening is the process of making electronic components and circuits resistant to damage or malfunction caused by high levels of ionizing radiation, especially for environments in outer space, around nuclear reactors and particle accelerators, or during nuclear accidents or nuclear warfare.

Memory segmentation is an operating system memory management technique of dividing a computer's primary memory into segments or sections. In a computer system using segmentation, a reference to a memory location includes a value that identifies a segment and an offset within that segment. Segments or sections are also used in object files of compiled programs when they are linked together into a program image and when the image is loaded into memory.

Nios II is a 32-bit embedded processor architecture designed specifically for the Altera family of field-programmable gate array (FPGA) integrated circuits. Nios II incorporates many enhancements over the original Nios architecture, making it more suitable for a wider range of embedded computing applications, from digital signal processing (DSP) to system-control.

LatticeMico32 is a 32-bit microprocessor reduced instruction set computer (RISC) soft core from Lattice Semiconductor optimized for field-programmable gate arrays (FPGAs). It uses a Harvard architecture, which means the instruction and data buses are separate. Bus arbitration logic can be used to combine the two buses, if desired.

<span class="mw-page-title-main">GEC 4000 series</span> Series of 16/32-bit minicomputers

The GEC 4000 was a series of 16/32-bit minicomputers produced by GEC Computers Ltd in the United Kingdom during the 1970s, 1980s and early 1990s.

The STAR-2 Bus is a fully redundant, flight-proven, spacecraft bus designed for geosynchronous missions.

<span class="mw-page-title-main">DEC V-11</span>

The V-11, code-named "Scorpio", is a miniprocessor chip set implementation of the VAX instruction set architecture (ISA) developed and fabricated by Digital Equipment Corporation (DEC).

In computer architecture, 16-bit integers, memory addresses, or other data units are those that are 16 bits wide. Also, 16-bit central processing unit (CPU) and arithmetic logic unit (ALU) architectures are those that are based on registers, address buses, or data buses of that size. 16-bit microcomputers are microcomputers that use 16-bit microprocessors.

<span class="mw-page-title-main">DF-224</span>

The DF-224 is a space-qualified computer used in space missions from the 1980s. It was built by Rockwell Autonetics. As with many spacecraft computers, the design is very redundant, since servicing in space is at best difficult and often impossible. The configuration had three CPUs, one active and two spares. The main memory consisted of six memory units, each with 8K 24-bit words of plated wire memory, with up to 48K words total. Four memory modules could be powered up at one time, resulting in a maximum of 32K words of available memory, though some applications such as the Hubble Space Telescope used fewer memory banks to allow for graceful failure modes. There were three I/O processors, one operational and two backups. The power supply consisted of 6 independent power converters, with overlapping coverage of the operating functions. The processor used fixed-point arithmetic with a two's complement format.

The NASA Standard Spacecraft Computer-1 (NSSC-1) is a computer developed as a standard component for the MultiMission Modular Spacecraft at the Goddard Space Flight Center (GSFC) in 1974. The basic spacecraft was built of standardized components and modules, for cost reduction. The computer had 18 bit wide core memory or plated wire memory; up to 64 k. 18 bits was chosen because it gave more accuracy (x4) for data over a 16 bit machine. Floating point arithmetic was not supported.

The KOMDIV-32 is a family of 32-bit microprocessors developed and manufactured by the Scientific Research Institute of System Development (NIISI) of the Russian Academy of Sciences. The manufacturing plant of NIISI is located in Dubna on the grounds of the Kurchatov Institute. The KOMDIV-32 processors are intended primarily for spacecraft applications and many of them are radiation hardened (rad-hard).

The AN/AYK-14(V) is a family of computers for use in military weapons systems. It is a general-purpose 16-bit microprogrammed computer, intended for airborne vehicles and missions. Its modular design provides for common firmware and support software. It is still in use on Navy fleet aircraft including the F/A-18, and the AV-8B. The AN/AYK-14(V) family of systems is designed to meet MIL-E-5400 (airborne) requirements.

The Fairchild 9440 MICROFLAME, also known as the F9440 and μFLAME, was a 16-bit microprocessor introduced by Fairchild Semiconductor in 1977. The 9440 implemented the Data General Nova 2's instruction set in a single-chip 40-pin DIP. The name "MICROFLAME" was part of a wider branding exercise called "FIRE", which was a development software system.

References

  1. "mas31750 DataSheet - PDF - www.BestDatasheets.com". bestdatasheets.com.
  2. "An Implementation of MIL-STD-1750 Airborne Computer Instruction Set Architecture". dtic.mil. Archived from the original on 2011-08-23. Retrieved 2010-06-10.
  3. "Onboard processor validation for space applications - IEEE Conference Publication". doi:10.1109/ICACCI.2015.7275677. S2CID   16385798.{{cite journal}}: Cite journal requires |journal= (help)
  4. "Archived copy" (PDF). Archived from the original (PDF) on 2014-09-01. Retrieved 2014-09-23.{{cite web}}: CS1 maint: archived copy as title (link)
  5. ftp://ftp.elet.polimi.it/users/Marco.Lovera/ESAGNC08/S08/07_Veeraraghavan.pdf%5B%5D
  6. "Orbital ATK" (PDF). orbital.com.
  7. "Orbital ATK" (PDF). orbital.com.
  8. S. Lloyd Plehaty, "Software Considerations for Interfacing Avionics Computers and Mux Buses", SAE Transactions Vol. 95, Section 7: Aerospace (1986), pp. 6368.