COP400

COP400 with stack pointer
	Status flag
	(COP440 shown)

COP400 registers
SA	Stack Registers
	SB
	SC
	Status flag

National Semiconductor COP400
	National Semiconductor COP420 in 28-pin plastic DIP. Late 1982 date code.
General information
Launched	1977;47 years ago
Common manufacturer(s)	National Semiconductor ; Western Digital ; ;
Performance
Max. CPU clock rate	to 250 KHz
Data width	4 (RAM), 8 (ROM)
Address width	7 (RAM), 11 (ROM)
Architecture and classification
Application	Embedded
Instruction set	COP400
Number of instructions	40
Physical specifications
Package(s)	24, 28, 40-pin DIP ;
History
Predecessor(s)	MM5799 (PMOS COP)
Successor(s)	COP8

Last updated March 20, 2024

The COP400 or COP II is a 4-bit microcontroller family introduced in 1977 by National Semiconductor as a follow-on product to their original PMOS COP microcontroller.^[1] COP400 family members are complete microcomputers containing internal timing, logic, ROM, RAM, and I/O necessary to implement dedicated controllers.^[2] Some COP400 devices were second-sourced by Western Digital as the WD4200 family.^[3]^[4] In the Soviet Union several COP400 microcontrollers were manufactured as the 1820 series (e.g. the COP402 with designation КР1820ВЕ1).^[5]

Memory

The COP400 uses separate memory spaces for ROM and RAM. ROM addresses are 11-bit maximum, while data addresses are 7-bit maximum.

ROM

Program memory consists of a 512, 1024, or 2048 × 8-bit ROM. ROM bytes may be program instructions, program data, or jump address pointers. Due to the special characteristics associated with the JP and JSRP instructions, ROM must often be conceived of as organized into pages of 64 bytes each. Also, because of the unique operations performed by the LQID and JID instructions, ROM pages must sometimes be thought of as organized into blocks of 256 bytes.

RAM

Data memory consists of a 32, 64, or 128 × 4-bit RAM, organized as several data registers of 16 4-bit digits. RAM addressing is implemented by the 6- or 7-bit B register used as a pointer. The B register's upper 2 or 3 bits (Br) select one of 4 or 8 data registers and lower 4 bits (Bd) select one of 16 4-bit digits in the selected data register. The 4-bit contents of the RAM digit pointed to by the B register are usually loaded into, exchanged with, or operate on the A register.

CPU registers

The register configuration shown in the diagram is for the COP400 family members with maximum ROM (2048 × 8 bits) and RAM (128 × 4 bits). Family members with only 512 or 1024 bytes of ROM will have only a 9- or 10-bit PC. Those with 64 or 32 locations of RAM will have only a 2-bit Br register. Some low end family members omit the SC stack register.^[6]

The 4-bit A register (accumulator) is the source and destination register for most arithmetic, logic, and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L port and to perform data exchanges with the SIO register.

A 4-bit ALU performs the arithmetic and logic functions, storing results in A. ASC and CASC operations output a carry to the 1-bit C register, most often employed to indicate arithmetic overflow.

All ROM addressing is accomplished via the 9-, 10-, or 11-bit PC register. Its binary value selects one of the bytes contained in ROM, usually the next program instruction. The value of PC is automatically incremented by 1 prior to the execution of the current instruction to point to the next sequential ROM location, unless the current instruction is a transfer of control instruction. In the latter case, PC is loaded with the appropriate non-sequential value to implement the transfer of control operation. The PC automatically rolls over to point to the next 64 byte page or 256 byte block of program memory. The upper 1, 2, or 3 bits of PC are also used in the JID and LQID instructions.

Three levels of subroutine are implemented by the subroutine save registers, SA, SB, and SC, providing a last-in, first-out (LIFO) hardware subroutine stack. Some implementations do not have a SC.

I/O registers and ports

There are no port numbers or memory addresses associated with the COP400 I/O devices. All the physical I/O registers and ports are referenced by the COP400 assembly language directly by name.

Baseline

Nearly all COP400 family devices implement the following:^[6]

Four general-purpose inputs, IN₀-IN₃, are provided. 24-pin packages do not have IN₀-IN₃.
The D register provides four general purpose outputs and is the destination register for the 4-bit contents of Bd. The D register is useful for synchronizing up to 16 external devices associated with the RAM pointed to by the B register.
The G register contains 4 general purpose bidirectional I/O ports.
The Q register is an internal, latched, 8-bit register used to hold data loaded to or from RAM(B) and A, as well as 8-bit program data from ROM. Its contents are output to the L ports when the L drivers are enabled under program control. Also, the contents of L may be read directly into A and RAM(B).
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream.
The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register.
Though not directly accessible with software, the 10-bit time base counter divides the instruction cycle frequency by 1,024, providing a pulse upon overflow. The SKT instruction tests for the occurrence of this pulse, allowing the programmer to implement timer routines. Some low-end COP400 family members do not have this time base counter nor the SKT instruction. Some high-end COP400 devices can read and write the upper eight bits of the timer.

High end

There are a few high end members of the COP400 family such as the COP440 and COP2440 that have 40-pins. These have additional registers and ports:^[7]

The R port is an additional eight-bit bidirectional I/O port, similar to Q. The R port contains latches and drivers. Data to be output is latched into the R register. The input path is from the pins to the accumulator and RAM. Input data at the R pins are not latched into the R register by any external signal. This must be done indirectly by the program. The R drivers, like the L drivers, can be put into a high impedance state.
These devices have an additional bidirectional four-bit port, the H port. The H port is essentially a duplicate of the G port except that H cannot be directly tested.
The EN register is expanded to 8 bits. EN₄-EN₅ select interrupt sources. EN₆ selects the source of the T counter. EN₇ controls the output drivers of the R port. The 8-bit EN is written with the CAME instruction and read with CEMA. The lower 4 bits can be written with LEI.

Instruction set

The COP400 family is designed to have very compact code. The most frequently used instructions are one byte. In some cases there are special one-byte forms of two byte instructions. Some features that can be used to make object code more compact are:

The LBI instruction loads the seven-bit B register with an immediate value. The general-form instruction takes two bytes. There is a one-byte form of LBI that can only set Br to 0, 1, 2, and 3 and can only set Bd to 9, 10, 11, 12, 13, 14, 15, and 0 (decimal). The single byte LBI can only access 32 RAM locations.
Multiple LBI instructions can be stacked in series. Only the first LBI will be executed. Subsequent LBI instructions will execute as NOPs. This allows multiple entry points with different starting addresses for a shared routine.
JSR, in the general subroutine branch form, is two bytes and can access any memory location directly. JSRP is a single byte form of subroutine branch that can access only the locations in the third 64-byte page. This page is called the subroutine page or page 2, numbered from zero. A JSRP cannot be coded from inside page 2 or 3.
JMP, in the general branch form, is two bytes and can access any memory location directly. JP is a single byte form of branch that can access any location in the current 64-byte page. The upper bits of PC remain unchanged. If the JP instruction is executed inside page 2 or 3, then it can access any of the 128 addresses in pages 2 and 3. This is useful for creating a one byte JSRP entry point in page 2 that can then branch to a subroutine on page 3 with a single byte JP.
The B register can be used to point to up to four RAM strings with little overhead. The LD, X, XIS, and XDS memory access instructions can Exclusive OR the lower two bits of Br with a two-bit immediate. This allows the register portion of B (Br) to be flipped to one of the other digit strings that share the same digit (Bd) address.
The Bd register portion can be used as a memory pointer and a loop counter simultaneously. The XIS instruction will skip if Bd, after incrementing, overflows to zero, falling through the loop. Likewise the XDS instruction will skip if Bd, after decrementing, underflows to 15 (decimal).

COP400 family instruction set
Opcode								Operand	Mnemonic	Description	Skip
7	6	5	4	3	2	1	0	Operand	Mnemonic	Description	Skip
0	0	0	0	0	0	0	0	—	CLRA	A ← 0	—
0	0	0	b₀	0	0	b₁	1	—	SKMBZ b	—	RAM(B)_b = 0
0	0	0	0	0	0	1	0	—	XOR	A ← A `⊻` RAM(B)	—
0	0	r		0	1	0	0	—	XIS r	A ↔ RAM(B), Br ← Br `⊻` r, Bd ← Bd + 1	Bd = 0
0	0	r		0	1	0	1	—	LD r	A ← RAM(B), Br ← Br `⊻` r	—
0	0	r		0	1	1	0	—	X r	A ↔ RAM(B), Br ← Br `⊻` r	—
0	0	r		0	1	1	1	—	XDS r	A ↔ RAM(B), Br ← Br `⊻` r, Bd ← Bd - 1	Bd = 15
0	0	r		1	d			—	LBI r,d	Br ← r, Bd ← (d + 9) ^ 15 (Br = 0-3, Bd = 9-15, 0)	next LBI
0	0	0	1	0	0	0	0	—	CASC	A ← ~A + RAM(B) + C, C ← Carry	carry
0	0	0	1	0	0	1	0	—	XABR	A ↔ Br, A₃ ← 0	—
0	0	1	0	0	0	0	0	—	SKC	—	C = 1
0	0	1	0	0	0	0	1	—	SKE	—	A = RAM(B)
0	0	1	0	0	0	1	0	—	SC	C ← 1	—
0	0	1	0	0	0	1	1	0rrrdddd	LDD r,d	A ← RAM(r,d)	—
0	0	1	0	0	0	1	1	1rrrdddd	XAD r,d	A ↔ RAM(r,d)	—
0	0	1	1	0	0	0	0	—	ASC	A ← A + RAM(B) + C, C ← Carry	carry
0	0	1	1	0	0	0	1	—	ADD	A ← A `+` RAM(B)	—
0	0	1	1	0	0	1	0	—	RC	C ← 0	—
0	0	1	1	0	0	1	1	opcode	33H prefix	See table below for instructions with this prefix	—
0	1	0	0	0	0	0	0	—	COMP	A ← ~A	—
0	1	0	0	0	0	0	1	—	SKT	Skip on timer overflow	timer
0	1	0	0	0	0	1	0	—	RMB 2	RAM(B)₂ ← 0	—
0	1	0	0	0	0	1	1	—	RMB 3	RAM(B)₃ ← 0	—
0	1	0	0	0	1	0	0	—	NOP	No operation	—
0	1	0	0	0	1	0	1	—	RMB 1	RAM(B)₁ ← 0	—
0	1	0	0	0	1	1	0	—	SMB 2	RAM(B)₂ ← 1	—
0	1	0	0	0	1	1	1	—	SMB 1	RAM(B)₁ ← 1	—
0	1	0	0	1	0	0	0	—	RET	Pop PC (PC ← SA, SA ← SB, SB ← SC)	—
0	1	0	0	1	0	0	1	—	RETSK	Pop PC	always
0	1	0	0	1	0	1	0	—	ADT	A ← A + 10	—
0	1	0	0	1	0	1	1	—	SMB 3	RAM(B)₃ ← 1	—
0	1	0	0	1	1	0	0	—	RMB 0	RAM(B)₀ ← 0	—
0	1	0	0	1	1	0	1	—	SMB 0	RAM(B)₀ ← 1	—
0	1	0	0	1	1	1	0	—	CBA	A ← Bd	—
0	1	0	0	1	1	1	1	—	XAS	A ↔ SIO, SK ← C	—
0	1	0	1	0	0	0	0	—	CAB	Bd ← A	—
0	1	0	1	y				—	AISC y	A ← A + y (1 ≤ y ≤ 15)	carry
0	1	1	0	0	addhi			addlo	JMP a	PC[10:8] ← addhi, PC[7:0] ← addlo	—
0	1	1	0	1	addhi			addlo	JSR a	Push PC, PC[10:8] ← addhi, PC[7:0] ← addlo	—
0	1	1	1	y				—	STII y	RAM(B) ← y, Bd ← Bd + 1	—
1	0	addr						—	JSRP a	If PC[10:6] ≠ 00010: Push PC, PC[10:6] ← 00010, PC[5:0] ← addr	—
1	0	1	1	1	1	1	1	—	LQID	Q ← ROM(PC[10:8], A, RAM(B)), SC ← SB	—
1	1	addr						—	JP a	If PC[10:6] ≠ 00010: PC[5:0] ← addr	—
1	addr							—	JP a	If PC[10:7] = 0001: PC[6:0] ← addr	—
1	1	1	1	1	1	1	1	—	JID	PC[7:0] ← ROM(PC[10:8], A, RAM(B))	—
7	6	5	4	3	2	1	0	Operand	Mnemonic	Description	Skip

opcodes prefixed with 33H
Opcode								Mnemonic	Description	Skip	Non-core Instruction
7	6	5	4	3	2	1	0	Mnemonic	Description	Skip	Non-core Instruction
0	0	0	b₀	0	0	b₁	1	SKGBZ b	—	G_b = 0	—
0	0	0	0	1	0	1	1	XAN	A[1:0] ↔ N, A[2:3] ← 0	—	Y
0	0	0	0	1	1	1	1	CEMA	RAM(B) ← EN[7:4], A ← EN[3:0]	—	Y
0	0	0	1	1	0	0	1	LID	RAM(B), A ← ROM(PC[10:8], A, RAM(B))	—	Y
0	0	0	1	1	1	1	1	CAME	EN[7:4] ← A, EN[3:0] ← RAM(B)	—	Y
0	0	1	0	0	0	0	1	SKGZ	—	G = 0	—
0	0	1	0	1	0	0	0	ININ	A ← IN	—	—
0	0	1	0	1	0	0	1	INIL	A ← IL₃, 1, 0, IL₀ or A ← IL₃, CKO, 0, IL₀	—	—
0	0	1	0	1	0	1	0	ING	A ← G	—	—
0	0	1	0	1	0	1	1	INH	A ← H	—	Y
0	0	1	0	1	1	0	0	CQMA	RAM(B) ← Q[7:4], A ← Q[3:0]	—	—
0	0	1	0	1	1	0	1	INR	RAM(B) ← R[7:4], A ← R[3:0]	—	Y
0	0	1	0	1	1	1	0	INL	RAM(B) ← L[7:4], A ← L[3:0]	—	—
0	0	1	0	1	1	1	1	CTMA	RAM(B) ← T[7:4], A ← T[3:0]	—	Y
0	0	1	1	1	0	1	0	OMG	G ← RAM(B)	—	—
0	0	1	1	1	0	1	1	OMH	H ← RAM(B)	—	Y
0	0	1	1	1	1	0	0	CAMQ	Q[7:4] ← A, Q[3:0] ← RAM(B)	—	—
0	0	1	1	1	1	0	1	CAMR	R[7:4] ← A, R[3:0] ← RAM(B)	—	Y
0	0	1	1	1	1	1	0	OBD	D ← Bd	—	—
0	0	1	1	1	1	1	1	CAMT	T[7:4] ← A, T[3:0] ← RAM(B)	—	Y
0	1	0	1	y				OGI y	G ← y	—	—
0	1	1	0	y				LEI y	EN ← y	—	—
1	r			d				LBI r,d	Br ← r, Bd ← d	next LBI	—
7	6	5	4	3	2	1	0	Mnemonic	Description	Skip	Non-core

Example code

This example code demonstrates several of the space saving features on the instruction set:

single-byte LBI instructions
multiple LBI instructions in series creating multiple entry points
single byte JP
LD XORing Br so B is flipped to the destination and XIS flipping B back to source
Bd sharing pointer and loop counter duties via the skip function in XIS

            040 09      041 19      042 2F       043 15      044 14      045 C3      046 48

; Copy a block of memory from one location to another.;; There are three entry points: copyA, copyB, and copyC.; The values of the LBI instructions are expressed as; LBI Br, Bd.;copyA:LBI0,10;Copy 6 nybbles starting 0,10 to 1,10copyB:LBI1,10;Copy 6 nybbles starting 1,10 to 0,10copyC:LBI2,0;Copy 16 nybbles starting 2,0 to 3,0loop:LD1;Load src in A. XOR Br with 1 to get destXIS1;Save A in dest. Inc Bd. XOR Br with 1 to get srcJPloop;loop until Bd goes past last digit locationRET

Interrupt

Early COP400 devices that have 28 pins or more support a single interrupt. The IN 1 line is used as the interrupt input. Interrupt is enabled by setting bit 1 of the EN register to 1 with a LEI instruction. In response to low-going pulse of at least two instruction cycles long on IN 1, all transfer of control instructions such as JP are completed and all sequential LBI instructions are executed. The PC is then pushed on the subroutine stack and control is transferred to the interrupt handler at address 0xFF. No subroutines may be called in the interrupt service routine on devices with a hardware stack.^[6] Curiously, later devices such as the COP440 support four interrupt sources and two service routines but only one interrupt source can be selected at a time. Subroutines are supported inside interrupt service routines on devices with a stack pointer.

Architectural extensions

Although the majority of COP400 devices were targeted at low-end applications, several extensions to the architecture were created to address more demanding applications. Dual CPU, a deeper stack in RAM, and larger address spaces were added to some devices by 1985.^[7]

Dual CPU

“Dual CPU” versions of the COP400 were announced by National Semiconductor in 1981. These single-chip barrel processors contain two ostensibly independent CPUs that share instructions, memory, and most IO devices. In reality, the CPUs are not fully independent and share hardware resources similar to Intel processors with Hyper-Threading Technology (HTT). Like HTT, the dual CPU version works by duplicating certain sections of the processor—those that store the architectural state—but not duplicating the main execution resources such as ALU, buses, and memory. Separate architectural states for each of the two virtual processors is established with duplicated A (accumulators), B (pointer registers), C (carry flags), N (stack pointers), and PC (program counters).^[6]

When the reset is deasserted, both processors start at location 0 which contains a CLRA instruction, then one processor jumps to location 401 (hex) followed an instruction cycle later by the second processor executing location 1. The processors will then alternately execute one byte of code each.

At maximum clock frequency, the instruction execution time (single byte instruction) for each processor is 4 microseconds, hence, the instruction cycle time for either processor is twice that amount, 8 microseconds.

Some dual CPU versions include the 40-pin COP2440N, the 28-pin COP2441N, and the 24-pin COP2442N.

Return stack in RAM

Earlier COP400 devices included a two or three level dedicated hardware return stack. Later devices such as the COP440 feature a 4-level return stack implemented with a 2-bit stack pointer and RAM. Dual CPU versions have two separate 4-level return stacks implemented with a two 2-bit stack pointers and two different RAM areas.

Larger address space

The basic COP400 instruction set supports ROM addresses of up to 11-bits (2,048 bytes), while data addresses are 7-bits maximum (128 locations). The so-called group 4 devices extended the memory limit by adding three-byte JMP, JSR, and LBI instructions with more address bits. These support ROM addresses of 15-bits maximum (32,768 bytes), while data addresses are 9-bits maximum (512 locations). Devices that support these instructions include COP408, COP484, COP485, C0P409. It is unclear whether any of these group 4 devices were produced.

Applications

Apple Lisa utilized a COP421 to control the keyboard, mouse, RTC, and soft power switch. A second COP421 controls the spindle motor of the Widget hard disk drive.^[8]
Several manufacturers used COP400 in their early electronic games:^[9]
- COP410 and COP411, 512 byte ROM, 32 x 4 RAM: Mattel's Funtronics Jacks, Red Light Green Light, Tag, and Plus One.
- COP420 and COP421, 1024 byte ROM, 64 x 4 RAM: Milton Bradley Lightfight, Einstein, and Electronic Battleship 1982. Coleco Head to Head Basketball. National Semiconductor Quiz Kid Racer.
- COP444, 2048 byte ROM, 128 x 4 RAM: Entex Space Invader. Mattel Dalla$.
Western Digital used a WD4200 (COP420) as the basis for their WD2412 time-of-day clock.^[10]
The Grundy Newbrain computer uses a COP420 to manage its keyboard, tape I/O, and its built-in 16 character VF alphanumeric display.^[11]

Emulator

There is an open-source MAME emulator for the COP400 family and several hand held games and specialty calculators.^[12]^[13]

Related Research Articles

The Intel 8080 ("eighty-eighty") is the second 8-bit microprocessor designed and manufactured by Intel. It first appeared in April 1974 and is an extended and enhanced variant of the earlier 8008 design, although without binary compatibility. The initial specified clock rate or frequency limit was 2 MHz, with common instructions using 4, 5, 7, 10, or 11 cycles. As a result, the processor is able to execute several hundred thousand instructions per second. Two faster variants, the 8080A-1 and 8080A-2, became available later with clock frequency limits of 3.125 MHz and 2.63 MHz respectively. The 8080 needs two support chips to function in most applications: the i8224 clock generator/driver and the i8228 bus controller. It is implemented in N-type metal–oxide–semiconductor logic (NMOS) using non-saturated enhancement mode transistors as loads thus demanding a +12 V and a −5 V voltage in addition to the main transistor–transistor logic (TTL) compatible +5 V.

The Motorola 68000 is a 16/32-bit complex instruction set computer (CISC) microprocessor, introduced in 1979 by Motorola Semiconductor Products Sector.

The Z80 is an 8-bit microprocessor introduced by Zilog as the startup company's first product. The Z80 was conceived by Federico Faggin in late 1974 and developed by him and his 11 employees starting in early 1975. The first working samples were delivered in March 1976, and it was officially introduced on the market in July 1976. With the revenue from the Z80, the company built its own chip factories and grew to over a thousand employees over the following two years.

The Intel MCS-51 is a single chip microcontroller (MCU) series developed by Intel in 1980 for use in embedded systems. The architect of the Intel MCS-51 instruction set was John H. Wharton. Intel's original versions were popular in the 1980s and early 1990s, and enhanced binary compatible derivatives remain popular today. It is a complex instruction set computer, but also has some of the features of RISC architectures, such as a large register set and register windows, and has separate memory spaces for program instructions and data.

The Intel 8085 ("eighty-eighty-five") is an 8-bit microprocessor produced by Intel and introduced in March 1976. It is the last 8-bit microprocessor developed by Intel.

The Intel 4040 microprocessor was the successor to the Intel 4004, introduced in 1974. The 4040 employed a 10 μm silicon gate enhancement-load PMOS technology, was made up of 3,000 transistors and could execute approximately 62,000 instructions per second.

PIC is a family of microcontrollers made by Microchip Technology, derived from the PIC1650 originally developed by General Instrument's Microelectronics Division. The name PIC initially referred to Peripheral Interface Controller, and is currently expanded as Programmable Intelligent Computer. The first parts of the family were available in 1976; by 2013 the company had shipped more than twelve billion individual parts, used in a wide variety of embedded systems.

The MSP430 is a mixed-signal microcontroller family from Texas Instruments, first introduced on 14 February 1992. Built around a 16-bit CPU, the MSP430 was designed for low power consumption embedded applications and low cost.

The National Semiconductor COP8 is an 8-bit CISC core microcontroller. COP8 is an enhancement to the earlier COP400 4-bit microcontroller family. COP8 main features are:

The TMS9900 was one of the first commercially available, single-chip 16-bit microprocessors. Introduced in June 1976, it implemented Texas Instruments' TI-990 minicomputer architecture in a single-chip format, and was initially used for low-end models of that lineup.

The Fairchild F8 is an 8-bit microprocessor system from Fairchild Semiconductor, announced in 1974 and shipped in 1975. The original processor family included four main 40-pin integrated circuits (ICs); the 3850 CPU which was the arithmetic logic unit, the 3851 Program Storage Unit (PSU) which contained 1 KB of program ROM and handled instruction decoding, and the optional 3852 Dynamic Memory Interface (DMI) or 3853 Static Memory Interface (SMI) to control additional RAM or ROM holding the user programs or data. The 3854 DMA was another optional system that added direct memory access into the RAM controlled by the 3852.

National Semiconductor's SC/MP for Simple Cost-effective Micro Processor, is an early 8-bit microprocessor which became available in April 1976. It was designed to allow systems to be implemented with the minimum number of additional support chips. SC/MP included a daisy-chained control pin that allowed up to three SC/MP's share a single main memory to produce a multiprocessor system, or to act as controllers in a system with another main central processing unit (CPU). Three versions were released over its lifetime, SCMP-1 through 3, the latter two also known as INS8060 and INS8070.

The Atmel AVR instruction set is the machine language for the Atmel AVR, a modified Harvard architecture 8-bit RISC single chip microcontroller which was developed by Atmel in 1996. The AVR was one of the first microcontroller families to use on-chip flash memory for program storage.

The Signetics 2650 was an 8-bit microprocessor introduced in July 1975. According to Adam Osborne's book An Introduction to Microprocessors Vol 2: Some Real Products, it was "the most minicomputer-like" of the microprocessors available at the time. A combination of missing features and odd memory access limited its appeal, and the system saw little use in the market.

TLCS is a prefix applied to microcontrollers made by Toshiba. The product line includes multiple families of CISC and RISC architectures. Individual components generally have a part number beginning with "TMP". E.g. the TMP8048AP is a member of the TLCS-48 family.

The Intersil 6100 is a single-chip microprocessor implementation of the 12-bit PDP-8 instruction set, along with a range of peripheral support and memory ICs developed by Intersil in the mid-1970s. It was sometimes referred to as the CMOS-PDP8. Since it was also produced by Harris Corporation, it was also known as the Harris HM-6100. The Intersil 6100 was introduced in the second quarter of 1975, and the Harris version in 1976.

The 9S08 is an 8-bit microcontroller (µC) family originally produced by Motorola, later by Freescale Semiconductor, and currently by NXP, descended from the Motorola 6800 microprocessor. It is a CISC microcontroller. A slightly extended variant of the 68HC08, it shares upward compatibility with the aging 68HC05 microcontrollers, and is found in almost any type of embedded systems. The larger members offer up to 128 KiB of flash, and 8 KiB of RAM via a simple memory management unit (MMU) which allows bank-switching 16 KiB of the address space and an address/data register pair which allows data fetches from any address. The paging scheme used allows for a theoretical maximum of 4 MB of flash.

The ST6 and ST7 are 8-bit microcontroller product lines from STMicroelectronics. They are commonly used in small embedded applications like washing machines.

The STM8 is an 8-bit microcontroller family by STMicroelectronics. The STM8 microcontrollers use an extended variant of the ST7 microcontroller architecture. STM8 microcontrollers are particularly low cost for a full-featured 8-bit microcontroller.

The Mostek MK5065 was an 8-bit microprocessor introduced by Mostek in early 1974. The design was originally developed by Motorola for use in an Olivetti electronic calculator, and was licensed to Mostek for use in non-calculator roles. It featured three sets of processor registers, allowing it to switch to an interrupt handler in a single cycle, and a wait-for-data mode that aided direct memory access.

References

↑ "National Semiconductor: The COP before the COPS". The CPUSHACK Museum. 27 September 2014. Retrieved 23 December 2021.
↑ "COP400 Microcontroller Family COPS Family User's Guide". National Semiconductor. Retrieved 3 August 2023.
↑ "Western Digital and the COP". The CPUSHACK Museum. 2 October 2015. Retrieved 22 December 2021.
↑ "WD4200/WD4210 Single-Chip N-Channel Microcontroilers" . Retrieved 23 December 2021.
↑ "Soviet microprocessors, microcontrollers, FPU chips and their western analogs". www.cpu-world.com. Retrieved 15 November 2022.
1 2 3 4 "COPS Microcontrollers Data Book". National Semiconductor. Retrieved 19 January 2022.
1 2 "The COPS Programming Manual (1985)" (PDF). Vintage Technology Digital Archive. National Semiconductor. Retrieved 23 December 2021.
↑ "Apple Lisa 341-0064A (COP421)". Visual6502. Retrieved 24 December 2021.
↑ "National Semiconductor COP400". Sean Riddle. Retrieved 24 December 2021.
↑ "1983 Components Catalog" (PDF). Western Digital. p. 621. Retrieved 24 December 2021.
↑ "COP420 4-Bit Processor - Newbrain" . Retrieved 30 December 2021.
↑ "COP400 libmame repository". Github. Retrieved 23 April 2022.
↑ "Funjacks (example emulated game)". Arcade Database. Retrieved 23 April 2022.

This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.

[1] "National Semiconductor: The COP before the COPS". The CPUSHACK Museum. 27 September 2014. Retrieved 23 December 2021.

[2] "COP400 Microcontroller Family COPS Family User's Guide". National Semiconductor. Retrieved 3 August 2023.

[3] "Western Digital and the COP". The CPUSHACK Museum. 2 October 2015. Retrieved 22 December 2021.

[4] "WD4200/WD4210 Single-Chip N-Channel Microcontroilers" . Retrieved 23 December 2021.

[cpuworld-5] "Soviet microprocessors, microcontrollers, FPU chips and their western analogs". www.cpu-world.com. Retrieved 15 November 2022.

[:1-6] 1 2 3 4 "COPS Microcontrollers Data Book". National Semiconductor. Retrieved 19 January 2022.

[:0-7] 1 2 "The COPS Programming Manual (1985)" (PDF). Vintage Technology Digital Archive. National Semiconductor. Retrieved 23 December 2021.

[8] "Apple Lisa 341-0064A (COP421)". Visual6502. Retrieved 24 December 2021.

[9] "National Semiconductor COP400". Sean Riddle. Retrieved 24 December 2021.

[10] "1983 Components Catalog" (PDF). Western Digital. p. 621. Retrieved 24 December 2021.

[11] "COP420 4-Bit Processor - Newbrain" . Retrieved 30 December 2021.

[12] "COP400 libmame repository". Github. Retrieved 23 April 2022.

[13] "Funjacks (example emulated game)". Arcade Database. Retrieved 23 April 2022.

[1]

[2]

[3]

[4]

[5]

[6]

[7]

[8]

[9]

[10]

[11]

[12]

[13]