Related Research Articles
Processor power dissipation or processing unit power dissipation is the process in which computer processors consume electrical energy,and dissipate this energy in the form of heat due to the resistance in the electronic circuits.
Power management is a feature of some electrical appliances,especially copiers,computers,computer CPUs,computer GPUs and computer peripherals such as monitors and printers,that turns off the power or switches the system to a low-power state when inactive. In computing this is known as PC power management and is built around a standard called ACPI which superseded APM. All recent computers have ACPI support.
The International Symposium on Computer Architecture (ISCA) is an annual academic conference on computer architecture,generally viewed as the top-tier in the field. Association for Computing Machinery's Special Interest Group on Computer Architecture and Institute of Electrical and Electronics Engineers Computer Society are technical sponsors.
Mark A. Horowitz is an American electrical engineer,computer scientist,inventor,and entrepreneur who is the Yahoo! Founders Professor in the School of Engineering and the Fortinet Founders Chair of the Department of Electrical Engineering at Stanford University. He holds a joint appointment in the Electrical Engineering and Computer Science departments and previously served as the Chair of the Electrical Engineering department from 2008 to 2012. He is a co-founder,the former chairman,and the former chief scientist of Rambus Inc.. Horowitz has authored over 700 published conference and research papers and is among the most highly-cited computer architects of all time. He is a prolific inventor and holds 374 patents as of 2023.
In computer science and computer engineering,computer architecture is a description of the structure of a computer system made from component parts. It can sometimes be a high-level description that ignores details of the implementation. At a more detailed level,the description may include the instruction set architecture design,microarchitecture design,logic design,and implementation.
Oyekunle Ayinde "Kunle" Olukotun is a British-born Nigerian computer scientist who is the Cadence Design Systems Professor of the Stanford School of Engineering,Professor of Electrical Engineering and Computer Science at Stanford University and the director of the Stanford Pervasive Parallelism Lab. Olukotun is known as the “father of the multi-core processor”,and the leader of the Stanford Hydra Chip Multiprocessor research project. Olukotun's achievements include designing the first general-purpose multi-core CPU,innovating single-chip multiprocessor and multi-threaded processor design,and pioneering multicore CPUs and GPUs,transactional memory technology and domain-specific languages programming models. Olukotun's research interests include computer architecture,parallel programming environments and scalable parallel systems,domain specific languages and high-level compilers.
John Patrick Hayes is an Irish-American computer scientist and electrical engineer,the Claude E. Shannon Chair of Engineering Science at the University of Michigan. He supervised over 35 doctoral students,coauthored seven books and over 340 peer-reviewed publications. His Erdös number is 2.
The IEEE/ACM International Symposium on Microarchitecture® (MICRO) is an annual academic conference on microarchitecture,generally viewed as the top-tier academic conference on computer architecture. It is not to be confused with a micro-conference. Particularly within the domains of microarchitecture and Code generation (compiler),MICRO is unrivaled and esteemed as the premier forum. Association for Computing Machinery's Special Interest Group on Microarchitecture and Institute of Electrical and Electronics Engineers Computer Society are technical sponsors.
Margaret Martonosi is an American computer scientist who is currently the Hugh Trumbull Adams '35 Professor of Computer Science at Princeton University. Martonosi is noted for her research in computer architecture and mobile computing with a particular focus on power-efficiency.
A nanoelectromechanical (NEM) relay is an electrically actuatedswitch that is built on the nanometer scale using semiconductor fabrication techniques. They are designed to operate in replacement of,or in conjunction with,traditional semiconductor logic. While the mechanical nature of NEM relays makes them switch much slower than solid-state relays,they have many advantageous properties,such as zero current leakage and low power consumption,which make them potentially useful in next generation computing.
An AI accelerator,deep learning processor or neural processing unit (NPU) is a class of specialized hardware accelerator or computer system designed to accelerate artificial intelligence and machine learning applications,including artificial neural networks and computer vision. Typical applications include algorithms for robotics,Internet of Things,and other data-intensive or sensor-driven tasks. They are often manycore designs and generally focus on low-precision arithmetic,novel dataflow architectures or in-memory computing capability. As of 2024,a typical AI integrated circuit chip contains tens of billions of MOSFETs.
Cache prefetching is a technique used by computer processors to boost execution performance by fetching instructions or data from their original storage in slower memory to a faster local memory before it is actually needed. Most modern computer processors have fast and local cache memory in which prefetched data is held until it is required. The source for the prefetch operation is usually main memory. Because of their design,accessing cache memories is typically much faster than accessing main memory,so prefetching data and then accessing it from caches is usually many orders of magnitude faster than accessing it directly from main memory. Prefetching can be done with non-blocking cache control instructions.
Yehia Massoud has had significant progressive academic leadership and has been involved in forging and building effective partnerships with numerous academic and industrial institutions,and international organizations,and governmental funding agencies.
David Atienza Alonso is a Spanish/Swiss scientist in the disciplines of computer and electrical engineering. His research focuses on hardware‐software co‐design and management for energy‐efficient and thermal-aware computing systems,always starting from a system‐level perspective to the actual electronic design. He is a full professor of electrical and computer engineering at the Swiss Federal Institute of Technology in Lausanne (EPFL) and the head of the Embedded Systems Laboratory (ESL). He is an IEEE Fellow (2016),and an ACM Fellow (2022).
Babak Falsafi is a Swiss computer scientist specializing in computer architecture and digital platform design. He is the founding director of EcoCloud at EPFL,an industrial/academic consortium investigating efficient and intelligent data-centric technologies. He is a professor in the School of Computer and Communication Sciences at EPFL. Prior to that he was a professor of electrical and computer engineering at Carnegie Mellon University,and an assistant professor of electrical and computer engineering at Purdue University. He holds a bachelor's degree in computer science,a bachelor's degree in electrical and computer engineering with distinctions from SUNY Buffalo,and a master's degree and PhD in computer science from University Wisconsin - Madison.
ACM SIGARCH is the Association for Computing Machinery's Special Interest Group on computer architecture,a community of computer professionals and students from academia and industry involved in research and professional practice related to computer architecture and design. The organization sponsors many prestigious international conferences in this area,including the International Symposium on Computer Architecture (ISCA),recognized as the top conference in this area since 1975. Together with IEEE Computer Society's Technical Committee on Computer Architecture (TCCA),it is one of the two main professional organizations for people working in computer architecture.
Norman Paul Jouppi is an American electrical engineer and computer scientist.
Timothy M. Pinkston is an American computer engineer,researcher,educator and administrator whose work is focused in the area of computer architecture. He holds the George Pfleger Chair in Electrical and Computer Engineering and is a Professor of Electrical and Computer Engineering at University of Southern California (USC). He also serves in an administrative role as Vice Dean for Faculty Affairs at the USC Viterbi School of Engineering.
Vijaykrishnan Narayanan is the A. Robert Noll Chair Professor of Computer Science and Engineering and Electrical Engineering,Evan Pugh University Professor and the Associate Dean for Innovation at The Pennsylvania State University. He also serves as the director of the Penn State Center for Artificial Intelligence Foundations and Engineering Systems,and as the interim director of limited submission for the University's Office of the Senior Vice President of Research.
Arun K. Somani is Associate Dean for Research of College of Engineering,Distinguished Professor of Electrical and Computer Engineering and Philip and Virginia Sproul Professor at Iowa State University. Somani is Elected Fellow of Institute of Electrical and Electronics Engineers (IEEE) for “contributions to theory and applications of computer networks”from 1999 to 2017 and Life Fellow of IEEE since 2018. He is Distinguished Engineer of Association for Computing Machinery(ACM) and Elected Fellow of The American Association for the Advancement of Science(AAAS).
References
- 1 2 "Trevor Mudge –101010".
- ↑ "MICRO Hall of Fame".
- ↑ "An International Symposium on Computer Architecture (ISCA) Hall of Fame".
- ↑ "Prof. Trevor Mudge named ACM Fellow for contributions to power aware computer architecture".
- ↑ "Trevor Mudge –101010".
- ↑ Dundas, James; Mudge, Trevor (1997). "Improving data cache performance by pre-executing instructions under a cache miss". Proceedings of the 11th international conference on Supercomputing - ICS '97. pp. 68–75. doi:10.1145/263580.263597. ISBN 0897919025. S2CID 53236196.
- ↑ "Transmuter: Bridging the Efficiency Gap using Memory and Dataflow Reconfiguration" (PDF).
- ↑ Yuan Lin; Hyunseok Lee; Woh, M.; Harel, Y.; Mahlke, S.; Mudge, T.; Chakrabarti, C.; Flautner, K. (2006). "SODA: A Low-power Architecture For Software Radio". 33rd International Symposium on Computer Architecture (ISCA'06). pp. 89–101. doi:10.1109/ISCA.2006.37. ISBN 0-7695-2608-X.
- ↑ Woh, Mark; Lin, Yuan; Seo, Sangwon; Mahlke, Scott; Mudge, Trevor; Chakrabarti, Chaitali; Bruce, Richard; Kershaw, Danny; Reid, Alastair; Wilder, Mladen; Flautner, Krisztian (2008). "From SODA to scotch: The evolution of a wireless baseband processor". 2008 41st IEEE/ACM International Symposium on Microarchitecture. pp. 152–163. doi:10.1109/MICRO.2008.4771787. ISBN 978-1-4244-2836-6. S2CID 7852952.
- ↑ "CheckTc and minTc: timing verification and optimal clocking of synchronous digital circuits".
- ↑ "CLOCK DISTRIBUTION IN SYNCHRONOUS SYSTEMS" (PDF).
- ↑ Nam Sung Kim; Austin, T.; Blaauw, D.; Mudge, T.; Flautner, K.; Jie s. Hu; Irwin, M.J.; Kandemir, M.; Narayanan, V. (2003). "Leakage Current: Moore's Law Meets Static Power". Computer. 36 (12): 68–75. doi:10.1109/MC.2003.1250885.
- ↑ Mudge, T. (2001). "Power: a first-class architectural design constraint". Computer. 34 (4): 52–58. doi:10.1109/2.917539.
- ↑ Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. 18 November 2002. pp. 219–230. ISBN 9780769518596.
- ↑ Ernst, D.; Nam Sung Kim; Das, S.; Pant, S.; Rao, R.; Toan Pham; Ziesler, C.; Blaauw, D.; Austin, T.; Flautner, K.; Mudge, T. (2003). "Razor: a low-power pipeline based on circuit-level timing speculation". 22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449). pp. 7–18. doi:10.1109/MICRO.2003.1253179. ISBN 0-7695-2043-X. S2CID 1551890.
- ↑ Dreslinski, Ronald G.; Wieckowski, Michael; Blaauw, David; Sylvester, Dennis; Mudge, Trevor (2010). "Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits". Proceedings of the IEEE. 98 (2): 253–266. doi:10.1109/JPROC.2009.2034764. S2CID 11915979.
- ↑ Kgil, Taeho; d'Souza, Shaun; Saidi, Ali; Binkert, Nathan; Dreslinski, Ronald; Mudge, Trevor; Reinhardt, Steven; Flautner, Krisztian (20 October 2006). "PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor". ACM SIGOPS Operating Systems Review. 40 (5): 117–128. doi:10.1145/1168917.1168873.
- ↑ "Professorships".
- ↑ "Alumni Awards Past Recipients".
| International | |
|---|---|
| National | |
| Academics | |
| Other | |
