International Symposium on Computer Architecture

Last updated
ISCA, International Symposium on Computer Architecture
StatusActive
GenreComputer Architecture Conference
Inaugurated1973
Most recent2024 (Buenos Aires, Argentina)
Organized by ACM SIGARCH and IEEE Computer Society
Website iscaconf.org

The International Symposium on Computer Architecture (ISCA) is an annual academic conference on computer architecture, generally viewed as the top-tier in the field. [1] Association for Computing Machinery's Special Interest Group on Computer Architecture (ACM SIGARCH) and Institute of Electrical and Electronics Engineers Computer Society are technical sponsors.

Contents

ISCA has participated in the Federated Computing Research Conference in 1993, 1996, 1999, 2003, 2007, 2011, 2015, 2019, and 2023; every year that the conference has been organized.

ISCA 2018 hosted the 2017 Turing Award Winners lecture by award winners John L. Hennessy and David A. Patterson [2] .

ISCA'24 opening Isca2024 opening.jpg
ISCA'24 opening

ISCA 2024 [3] , which was held in Buenos Aires (Argentina), was the first edition ever to take place in a Latin American country [4] . It featured keynote speakers Mateo Valero, Sridhar Iyengar, and Vivienne Sze. The organization of this edition was led by Prof. Esteban Mocskos (University of Buenos Aires) and Dr. Augusto Vega (IBM T. J. Watson Research Center).

Influential Paper Award

The ISCA Influential Paper Award is presented annually at ISCA by SIGARCH and TCCA. [5] The award is given for the paper with the most impact in the field (in the area of research, development, products, or ideas) from the conference 15 years ago. [6]

Prior recipients include:

Related Research Articles

Speculative execution is an optimization technique where a computer system performs some task that may not be needed. Work is done before it is known whether it is actually needed, so as to prevent a delay that would have to be incurred by doing the work after it is known that it is needed. If it turns out the work was not needed after all, most changes made by the work are reverted and the results are ignored.

<span class="mw-page-title-main">John L. Hennessy</span> American computer scientist

John Leroy Hennessy is an American computer scientist who is chairperson of Alphabet Inc. (Google). Hennessy is one of the founders of MIPS Technologies and Atheros, and also the tenth President of Stanford University. Hennessy announced that he would step down in the summer of 2016. He was succeeded as president by Marc Tessier-Lavigne. Marc Andreessen called him "the godfather of Silicon Valley."

<span class="mw-page-title-main">Michael J. Flynn</span> American academic

Michael J. Flynn is an American professor emeritus at Stanford University.

Thread Level Speculation (TLS), also known as Speculative Multi-threading, or Speculative Parallelization, is a technique to speculatively execute a section of computer code that is anticipated to be executed later in parallel with the normal execution on a separate independent thread. Such a speculative thread may need to make assumptions about the values of input variables. If these prove to be invalid, then the portions of the speculative thread that rely on these input variables will need to be discarded and squashed. If the assumptions are correct the program can complete in a shorter time provided the thread was able to be scheduled efficiently.

Maurice Peter Herlihy is an American computer scientist active in the field of multiprocessor synchronization. Herlihy has contributed to areas including theoretical foundations of wait-free synchronization, linearizable data structures, applications of combinatorial topology to distributed computing, as well as hardware and software transactional memory. He is the An Wang Professor of Computer Science at Brown University, where he has been a member of the faculty since 1994.

In cache coherency protocol literature, Write-Once was the first MESI protocol defined. It has the optimization of executing write-through on the first write and a write-back on all subsequent writes, reducing the overall bus traffic in consecutive writes to the computer memory. It was first described by James R. Goodman in (1983). Cache coherence protocols are an important issue in Symmetric multiprocessing systems, where each CPU maintains a cache of the memory.

<span class="mw-page-title-main">James R. Goodman</span> American computer scientist

James Richard "Jim" Goodman retired as professor of computer science at the University of Auckland in Auckland, New Zealand, and emeritus professor at the University of Wisconsin–Madison.

<span class="mw-page-title-main">Kathryn S. McKinley</span> American computer scientist

Kathryn S. McKinley is an American computer scientist noted for her research on compilers, runtime systems, and computer architecture. She is also known for her leadership in broadening participation in computing. McKinley was co-chair of CRA-W from 2011 to 2014.

Margaret Martonosi is an American computer scientist who is currently the Hugh Trumbull Adams '35 Professor of Computer Science at Princeton University. Martonosi is noted for her research in computer architecture and mobile computing with a particular focus on power-efficiency.

Susan J. Eggers is an American computer scientist noted for her research on computer architecture and compilers.

Stanford DASH was a cache coherent multiprocessor developed in the late 1980s by a group led by Anoop Gupta, John L. Hennessy, Mark Horowitz, and Monica S. Lam at Stanford University. It was based on adding a pair of directory boards designed at Stanford to up to 16 SGI IRIS 4D Power Series machines and then cabling the systems in a mesh topology using a Stanford-modified version of the Torus Routing Chip. The boards designed at Stanford implemented a directory-based cache coherence protocol allowing Stanford DASH to support distributed shared memory for up to 64 processors. Stanford DASH was also notable for both supporting and helping to formalize weak memory consistency models, including release consistency. Because Stanford DASH was the first operational machine to include scalable cache coherence, it influenced subsequent computer science research as well as the commercially available SGI Origin 2000. Stanford DASH is included in the 25th anniversary retrospective of selected papers from the International Symposium on Computer Architecture and several computer science books, has been simulated by the University of Edinburgh, and is used as a case study in contemporary computer science classes.

An AI accelerator, deep learning processor or neural processing unit (NPU) is a class of specialized hardware accelerator or computer system designed to accelerate artificial intelligence and machine learning applications, including artificial neural networks and computer vision. Typical applications include algorithms for robotics, Internet of Things, and other data-intensive or sensor-driven tasks. They are often manycore designs and generally focus on low-precision arithmetic, novel dataflow architectures or in-memory computing capability. As of 2024, a typical AI integrated circuit chip contains tens of billions of MOSFETs.

Cache prefetching is a technique used by computer processors to boost execution performance by fetching instructions or data from their original storage in slower memory to a faster local memory before it is actually needed. Most modern computer processors have fast and local cache memory in which prefetched data is held until it is required. The source for the prefetch operation is usually main memory. Because of their design, accessing cache memories is typically much faster than accessing main memory, so prefetching data and then accessing it from caches is usually many orders of magnitude faster than accessing it directly from main memory. Prefetching can be done with non-blocking cache control instructions.

<span class="mw-page-title-main">Babak Falsafi</span>

Babak Falsafi is an Iranian-American computer scientist specializing in computer architecture and digital platform design. He is the founding director of EcoCloud at EPFL, an industrial/academic consortium investigating efficient and intelligent data-centric technologies. He is a professor in the School of Computer and Communication Sciences at EPFL. Prior to that he was a professor of electrical and computer engineering at Carnegie Mellon University, and an assistant professor of electrical and computer engineering at Purdue University. He holds a bachelor's degree in computer science, a bachelor's degree in electrical and computer engineering with distinctions from SUNY Buffalo, and a master's degree and PhD in computer science from University Wisconsin - Madison.

<span class="mw-page-title-main">ACM SIGARCH</span> ACMs Special Interest Group on computer architecture

ACM SIGARCH is the Association for Computing Machinery's Special Interest Group on computer architecture, a community of computer professionals and students from academia and industry involved in research and professional practice related to computer architecture and design. The organization sponsors many prestigious international conferences in this area, including the International Symposium on Computer Architecture (ISCA), recognized as the top conference in this area since 1975. Together with IEEE Computer Society's Technical Committee on Computer Architecture (TCCA), it is one of the two main professional organizations for people working in computer architecture.

The Association for Computing Machinery SIGARCH Alan D. Berenbaum Distinguished Service Award is given for outstanding service in the field of computer architecture and design.

Mark D. Hill is a computer scientist and professor at the University of Wisconsin–Madison. He has been cited over 27,000 times.

Norman Paul Jouppi is an American electrical engineer and computer scientist.

Timothy M. Pinkston is an American computer engineer, researcher, educator and administrator whose work is focused in the area of computer architecture. He holds the George Pfleger Chair in Electrical and Computer Engineering and is a Professor of Electrical and Computer Engineering at University of Southern California (USC). He also serves in an administrative role as Vice Dean for Faculty Affairs at the USC Viterbi School of Engineering.

Trevor Mudge is a computer scientist, academic and researcher. He is the Bredt Family Chair of Computer Science and Engineering, and Professor of Electrical Engineering and Computer Science at the University of Michigan.

References

  1. "Computer Science Conference Rank". lipn.univ-paris13.fr. Archived from the original on 2017-06-04. Retrieved 2017-06-04.
  2. "'Nobel Prize for Computing': Newly Named Turing Award Winners Foretell a 'New Golden Age' for Computer Architecture at ISCA". IEEE Computer Society.
  3. "ISCA 2024 web site".
  4. "ISCA 2024 Trip Report – Buenos Aires". Computer Architecture Today. ACM SIGARCH.
  5. "ACM SIGARCH Awards and Honors". ACM SIGARCH. SIGARCH. 2011-07-09. Retrieved 4 June 2017.
  6. "ACM SIGARCH/IEEE-CS TCCA Influential ISCA Paper Award". IEEE Computer Society. IEEE. Retrieved 4 June 2017.
  7. Manerkar, Yatin (14 June 2022). "ISCA 2022 Trip Report". ACM SIGARCH .
  8. 1 2 3 "Influential ISCA Paper Award". ieeetcca.org. Retrieved 1 August 2022.
  9. Flautner, K.; Nam Sung Kim; Martin, S.; Blaauw, D.; Mudge, T. (2002). "Drowsy caches: simple techniques for reducing leakage power". Proceedings 29th Annual International Symposium on Computer Architecture. IEEE. pp. 148–157. doi:10.1109/ISCA.2002.1003572. ISBN   0-7695-1605-X. S2CID   5239872.
  10. "2017 ISCA Influential Paper Award for Groundbreaking Research in Power-efficient Computing". Electrical Engineering and Computer Science. University of Michigan . Retrieved 4 June 2017.
  11. Fields, Brian; Rubin, Shai; Bodík, Rastislav (2001). "Focusing processor policies via critical-path prediction". Proceedings of the 28th annual international symposium on Computer architecture - ISCA '01. ACM. pp. 74–85. doi:10.1145/379240.379253. ISBN   0769511627 . Retrieved 4 June 2017.{{cite book}}: |website= ignored (help)
  12. "UW CSE's Ras Bodik wins Influential Paper Award at ISCA 2016". Paul G. Allen School of Computer Science & Engineering. University of Washington . Retrieved 4 June 2017.
  13. Brooks, David; Tiwari, Vivek; Martonosi, Margaret (May 2000). "Wattch: A framework for architectural-level power analysis and optimizations". Proceedings of the 27th annual international symposium on Computer architecture - ISCA '00. ACM. pp. 83–94. doi:10.1145/339647.339657. ISBN   9781581132328. S2CID   14134385 . Retrieved 4 June 2017.{{cite book}}: |journal= ignored (help)
  14. "MARTONOSI AND BROOKS RECEIVE ISCA INFLUENTIAL PAPER AWARD". Center for Future Architectures Research. CFAR. Retrieved 4 June 2017.
  15. Copen, Goldsteinseth; Reed, Taylorr (May 1999). "PipeRench: a co/processor for streaming multimedia acceleration". ACM SIGARCH Computer Architecture News. ACM: 28–39. ISBN   9780769501703 . Retrieved 4 June 2017.
  16. "CS Professor Dirk Grunwald and his students win influential paper award". Computer Science. University of Colorado Boulder. 2013-10-25. Retrieved 4 June 2017.
  17. Martonosi, Margaret (2014). "2013 International Symposium on Computer Architecture Influential Paper Award". IEEE Micro. 34. IEEE: 91–92. doi: 10.1109/MM.2013.132 .
  18. Palacharla, Subbarao; Jouppi, Norman P.; Smith, J. E. (1997). "Complexity-effective superscalar processors". Proceedings of the 24th annual international symposium on Computer architecture - ISCA '97. ACM. pp. 206–218. doi:10.1145/264107.264201. ISBN   0897919017. S2CID   582958 . Retrieved 4 June 2017.{{cite book}}: |website= ignored (help)
  19. The Stanford FLASH multiprocessor. ACM. April 1994. pp. 302–313. ISBN   9780818655104 . Retrieved 4 June 2017.{{cite book}}: |website= ignored (help)
  20. B, Mossj Eliot (May 1993). "Transactional memory: Architectural support for lock-free data structures". Proceedings of the 20th annual international symposium on Computer architecture - ISCA '93. ACM. pp. 289–300. doi:10.1145/165123.165164. ISBN   9780818638107 . Retrieved 4 June 2017.{{cite book}}: |journal= ignored (help)
  21. "Maurice Herlihy Honored with ISCA Influential Paper Award". Computer Science. Brown University . Retrieved 4 June 2017.
  22. N, Pattyale (April 1992). "Alternative implementations of two-level adaptive branch prediction". Proceedings of the 19th annual international symposium on Computer architecture - ISCA '92. ACM. pp. 124–134. doi: 10.1145/139669.139709 . ISBN   0897915097. S2CID   53114486.{{cite book}}: |journal= ignored (help)
  23. P, Changpohua; A, Mahlkescott; Y, Chenwilliam; J, Warternancy; W, Hwuwen-mei (April 1991). "IMPACT: An architectural framework for multiple-instruction-issue processors". Proceedings of the 18th annual international symposium on Computer architecture - ISCA '91. ACM. pp. 266–275. doi:10.1145/115952.115979. ISBN   9780897913942. S2CID   15751065 . Retrieved 4 June 2017.{{cite book}}: |journal= ignored (help)
  24. Jouppi, N.P. (1990). "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers". [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture. IEEE. pp. 364–373. doi:10.1109/ISCA.1990.134547. ISBN   0-8186-2047-1. S2CID   6157765.
  25. "Prof. Scott Mahlke Receives 2006 Influential ISCA Paper Award". Electrical Engineering and Computer Science. University of Michigan. Retrieved 4 June 2017.
  26. Przybylski, S.; Horowitz, M.; Hennessy, J. (1989). "Characteristics of performance-optimal multi-level cache hierarchies". Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89. ACM. pp. 114–121. doi:10.1145/74925.74939. ISBN   0897913191. S2CID   3353427 . Retrieved 4 June 2017.{{cite book}}: |website= ignored (help)
  27. On the inclusion properties for multi-level cache hierarchies. ACM. 17 May 1988. pp. 73–80. ISBN   9780818608612 . Retrieved 4 June 2017.{{cite book}}: |website= ignored (help)