This article needs additional citations for verification .(March 2017) |
Company type | Private |
---|---|
Industry | Computers |
Founded | 1982 |
Founder |
|
Defunct | 1992 |
Fate | Bankruptcy |
Headquarters | Littleton, Massachusetts, United States |
Alliant Computer Systems Corporation was a computer company that designed and manufactured parallel computing systems. Together with Pyramid Technology and Sequent Computer Systems, Alliant's machines pioneered the symmetric multiprocessing market. One of the more successful companies in the group, over 650 Alliant systems were produced over their lifetime. The company was hit by a series of financial problems and went bankrupt in 1992.
Alliant was founded, as Dataflow Systems, in May 1982 by Ron Gruner, Craig Mundie and Rich McAndrew [1] to produce machines for scientific and engineering users who needed smaller, less costly machines than offerings from Cray Computer and similar high-end vendors. Machines that addressed this market segment later became known as minisupercomputers. At the time there was a huge gap on the price/performance curve as a highly configured VAX 11/780 had a performance of about a MIP and MegaFLOP for around $1M USD and a Cray-1S or Cray 1M over $10M USD.
Alliant's first machines were announced in 1985, starting with the FX series. The FX series consisted of four types of 18" x 18" boards: Computational Elements, or CEs, System Cache, Interactive Processor (IP) Cache, and Memory Modules. Each board plugged into a backplane using a special high-density connector. The caches and memory modules all communicated with each other over a 2 x 64-bit bus called the DMB (Dataflow Memory Bus). The backplane was an active backplane and it contained an 8 x 4 crossbar switch (FX/8) that allowed any CE to connect to one of four cache ports, two on each System Cache. Total cache bandwidth was 376 MB/s.
The CEs included a set of Weitek 1064/1065 FPU's and several custom designed support chips to implement a custom vector processor. The scalar instruction set was based upon the popular Motorola 68000 architecture. The floating point instruction set, vector instruction set, and concurrency instruction set were all custom co-processor instruction sets designed by Alliant. The shared system cache and a special concurrency bus implemented low latency concurrency control that could be exploited automatically by high-level language compilers to provide data-parallel processing among the CEs. The scalar instruction cycle time for the original CE was 170 ns, the vector processor was twice as fast as the scalar processor with a cycle time of 85 ns.
Each IP Cache had three ports that connected via ribbon cables to Interactive Processors, IPs, which used Motorola 68012's and, subsequently Motorola 68020's and then Motorola 68030's with 4 MB of local RAM in a Multibus form factor plugged into a 13 slot Multibus chassis.
Memory modules were 8 MB each and four way interleaved with ECC. Read bandwidth was 188 MB/s.
Like many early multiprocessing systems, the FX series ran a version of 4.2 BSD Unix on the IPs and CEs, known as Concentrix which initially added multiprocessor support and new VM and IO sub-systems. Subsequent releases added features such as the first striped Track File System (TFS) and support for real time scheduling (FX/RT).
Systems were numerated for the largest potential number of CEs inside, the FX/1, FX/4 and FX/8. Alliant machines were fairly small, the FX/1 was about the size of a large full-height PC, while the FX/8 was smaller than a VAX-11/780, about the size of a large photocopier. All the systems were air-cooled. The speed of an FX/1 was about 2.5 MIPS (million instructions per second) and compared favorably to the 1 MIPS VAX-11/780. A fully populated eight CE FX/8, with eight times the aggregate MIPS, was in practice around five times faster than the FX/1 at solving problems that allowed a high degree of parallel computation (see Amdahl's law).
A second series of FX machines, introduced in early 1988, replaced the CE with pin compatible new custom hardware known as the Advanced Computational Element (ACE). The Weitek FPUs were replaced by a floating point chipset made by Bipolar Integrated Technology which formed the core of a redesigned vector processor with 32 64-bit vector elements, 8 64-bit scalar floating point registers, 8 32-bit integer registers, and 8 32-bit address registers. The new vector processor increased vector processing speed by reducing the in-register cycle time to 42 ns. The scalar instruction cycle time, cache and memory bandwidth remained the same. The ACE, with its higher level of integration using more advanced ASICs, also required less printed circuit board space allowing it to return to the 18x18 inch square profile used by the other system boards in the main chassis. These were used in the FX/40, FX/80 and VFX machines. In addition, because of the pin compatibility, existing FX/4 and FX/8 systems could be field upgraded to FX/40 and FX/80 configurations by simple replacement of CE's with ACE's along with an update to the microcode file on the system disk. However systems of mixed configurations of CEs and ACEs were not supported. The smaller FX/1, because of restrictions in chassis cooling, could not be upgraded.
Alliant offered a number of software packages for its machines, including a solver for linear equations (FX/Skyline Solver), a C compiler (FX/C compiler), and scientific libraries (FX/Linpack and FX/Eispack). [2]
In 1990, the FX/2800 series replaced the CE/ACEs and IPs with modules based on the Intel i860 RISC chip. The i860 was an early superscalar CPU that allowed the programmer access directly into the pipelines; with custom coding the 860 was a very fast system, making it perfect for supercomputer applications. In the new series the Super Computational Element (SCE) and Super Interactive Processor (SIP) both consisted of up to four i860s, up to seven of which could be interconnected on the crossbar. A fully expanded FX/2800 could support 28 i860's in total.
Also in July 1988 Alliant purchased Raster Technologies, [3] a provider of high-resolution graphics terminals and custom graphics cards for Sun Microsystems workstations. Their GX4000 product was a combination of PHIGS+ software and special graphical boards that could generate and display graphical vectors very fast. For 3D effects, a hardware Z-buffer was available. The Raster graphics technology was integrated with FX/40 and FX/80 machines to produce the VFX, Alliant's first fully integrated graphical minisupercomputer.
Alliant's final product series was the CAMPUS/800, a massively parallel machine based on units similar to the FX/2800 known as ClusterNodes and sharing a total of up to 4GB of unified memory. Each ClusterNode was connected to up to 32 others with an intra-ClusterNode switch, with a latency of 1 μs and 1.12 GB/s bandwidth. An inter-ClusterNode switch based on HIPPI was also available, with a latency of 30 μs and 2.56 GB/s bandwidth. The largest CAMPUS system created included 192 ClusterNodes in total, and provided 4.7 GFLOPS.
The CAMPUS/800 was first announced in 1991, but the company was hit by a series of financial problems and went bankrupt in 1992. Various Alliant systems soldiered on in service for many years after that however, and were generally considered very reliable.
Alliant also contributed to the development of High Performance Fortran. [4] : 7–9
The Computer History Museum has examples of the FX/8 and FX/1 (from Convex Computer Corporation after Alliant's fall), but is seeking examples of FX/80 and FX/2800 configurations.
Instructions per second (IPS) is a measure of a computer's processor speed. For complex instruction set computers (CISCs), different instructions take different amounts of time, so the value measured depends on the instruction mix; even for comparing processors in the same family the IPS measurement can be problematic. Many reported IPS values have represented "peak" execution rates on artificial instruction sequences with few branches and no cache contention, whereas realistic workloads typically lead to significantly lower IPS values. Memory hierarchy also greatly affects processor performance, an issue barely considered in IPS calculations. Because of these problems, synthetic benchmarks such as Dhrystone are now generally used to estimate computer performance in commonly used applications, and raw IPS has fallen into disuse.
Silicon Graphics, Inc. was an American high-performance computing manufacturer, producing computer hardware and software. Founded in Mountain View, California in November 1981 by James Clark, its initial market was 3D graphics computer workstations, but its products, strategies and market positions developed significantly over time.
The 88000 is a RISC instruction set architecture developed by Motorola during the 1980s. The MC88100 arrived on the market in 1988, some two years after the competing SPARC and MIPS. Due to the late start and extensive delays releasing the second-generation MC88110, the m88k achieved very limited success outside of the MVME platform and embedded controller environments. When Motorola joined the AIM alliance in 1991 to develop the PowerPC, further development of the 88000 ended.
Single instruction, multiple data (SIMD) is a type of parallel processing in Flynn's taxonomy. SIMD can be internal and it can be directly accessible through an instruction set architecture (ISA), but it should not be confused with an ISA. SIMD describes computers with multiple processing elements that perform the same operation on multiple data points simultaneously.
The Intel i860 is a RISC microprocessor design introduced by Intel in 1989. It is one of Intel's first attempts at an entirely new, high-end instruction set architecture since the failed Intel iAPX 432 from the beginning of the 1980s. It was the world's first million-transistor chip. It was released with considerable fanfare, slightly obscuring the earlier Intel i960, which was successful in some niches of embedded systems. The i860 never achieved commercial success and the project was terminated in the mid-1990s.
Pyramid Technology Corporation was a computer company that produced a number of RISC-based minicomputers at the upper end of the performance range. It was based in the San Francisco Bay Area of California
PRISM was a 32-bit RISC instruction set architecture (ISA) developed by Digital Equipment Corporation (DEC). It was the outcome of a number of DEC research projects from the 1982–1985 time-frame, and the project was subject to continually changing requirements and planned uses that delayed its introduction. This process eventually decided to use the design for a new line of Unix workstations. The arithmetic logic unit (ALU) of the microPrism version had completed design in April 1988 and samples were fabricated, but the design of other components like the floating point unit (FPU) and memory management unit (MMU) were still not complete in the summer when DEC management decided to cancel the project in favor of MIPS-based systems. An operating system codenamed MICA was developed for the PRISM architecture, which would have served as a replacement for both VAX/VMS and ULTRIX on PRISM.
The DECstation was a brand of computers used by DEC, and refers to three distinct lines of computer systems—the first released in 1978 as a word processing system, and the latter two both released in 1989. These comprised a range of computer workstations based on the MIPS architecture and a range of PC compatibles. The MIPS-based workstations ran ULTRIX, a DEC-proprietary version of UNIX, and early releases of OSF/1.
Minisupercomputers constituted a short-lived class of computers that emerged in the mid-1980s, characterized by the combination of vector processing and small-scale multiprocessing. As scientific computing using vector processors became more popular, the need for lower-cost systems that might be used at the departmental level instead of the corporate level created an opportunity for new computer vendors to enter the market. As a generalization, the price targets for these smaller computers were one-tenth of the larger supercomputers.
The Emotion Engine is a central processing unit developed and manufactured by Sony Computer Entertainment and Toshiba for use in the PlayStation 2 video game console. It was also used in early PlayStation 3 models sold in Japan and North America to provide PlayStation 2 game support. Mass production of the Emotion Engine began in 1999 and ended in late 2012 with the discontinuation of the PlayStation 2.
The VP2000 was the second series of vector supercomputers from Fujitsu. Announced in December 1988, they replaced Fujitsu's earlier FACOM VP Model E Series. The VP2000 was succeeded in 1995 by the VPP300, a massively parallel supercomputer with up to 256 vector processors.
The MIPS Magnum was a line of computer workstations designed by MIPS Computer Systems, Inc. and based on the MIPS series of RISC microprocessors. The first Magnum was released in March, 1990, and production of various models continued until 1993 when SGI bought MIPS Technologies. SGI cancelled the MIPS Magnum line to promote their own workstations including the entry-level SGI Indy.
MasPar Computer Corporation was a minisupercomputer vendor that was founded in 1987 by Jeff Kalb. The company was based in Sunnyvale, California.
The R4000 is a microprocessor developed by MIPS Computer Systems that implements the MIPS III instruction set architecture (ISA). Officially announced on 1 October 1991, it was one of the first 64-bit microprocessors and the first MIPS III implementation. In the early 1990s, when RISC microprocessors were expected to replace CISC microprocessors such as the Intel i486, the R4000 was selected to be the microprocessor of the Advanced Computing Environment (ACE), an industry standard that intended to define a common RISC platform. ACE ultimately failed for a number of reasons, but the R4000 found success in the workstation and server markets.
The Cray J90 series was an air-cooled vector processor supercomputer first sold by Cray Research in 1994. The J90 evolved from the Cray Y-MP EL minisupercomputer, and is compatible with Y-MP software, running the same UNICOS operating system. The J90 supported up to 32 CMOS processors with a 10 ns clock. It supported up to 4 GB of main memory and up to 48 GB/s of memory bandwidth, giving it considerably less performance than the contemporary Cray T90, but making it a strong competitor to other technical computers in its price range. All input/output in a J90 system was handled by an IOS called IOS Model V. The IOS-V was based on the VME64 bus and SPARC I/O processors (IOPs) running the VxWorks RTOS. The IOS was programmed to emulate the IOS Model E, used in the larger Cray Y-MP systems, in order to minimize changes in the UNICOS operating system. By using standard VME boards, a wide variety of commodity peripherals could be used.
The VAX 8000 is a discontinued family of superminicomputers developed and manufactured by Digital Equipment Corporation (DEC) using processors implementing the VAX instruction set architecture (ISA).
The VAX 9000 is a discontinued family of mainframes developed and manufactured by Digital Equipment Corporation (DEC) using custom ECL-based processors implementing the VAX instruction set architecture (ISA). Equipped with optional vector processors, they were marketed into the supercomputer space as well. As with other VAX systems, they were sold with either the VMS or Ultrix operating systems.
SiCortex was a supercomputer manufacturer founded in 2003 and headquartered in Clock Tower Place, Maynard, Massachusetts. On 27 May 2009, HPCwire reported that the company had shut down its operations, laid off most of its staff, and is seeking a buyer for its assets. The Register reported that Gerbsman Partners was hired to sell SiCortex's intellectual properties. While SiCortex had some sales, selling at least 75 prototype supercomputers to several large customers, the company had never produced an operating profit and ran out of venture capital. New funding could not be found.
The R2000 is a 32-bit microprocessor chip set developed by MIPS Computer Systems that implemented the MIPS I instruction set architecture (ISA). Introduced in January 1986, it was the first commercial implementation of the MIPS architecture and the first commercial RISC processor available to all companies. The R2000 competed with Digital Equipment Corporation (DEC) VAX minicomputers and with Motorola 68000 and Intel Corporation 80386 microprocessors. R2000 users included Ardent Computer, DEC, Silicon Graphics, Northern Telecom and MIPS's own Unix workstations.
The NEC SX-Aurora TSUBASA is a vector processor of the NEC SX architecture family. Unlike previous SX supercomputers, the SX-Aurora TSUBASA is provided as a PCIe card, termed by NEC as a "Vector Engine" (VE). Eight VE cards can be inserted into a vector host (VH) which is typically a x86-64 server running the Linux operating system. The product has been announced in a press release on 25 October 2017 and NEC has started selling it in February 2018. The product succeeds the SX-ACE.
In July, 1988, Alliant acquired Raster Technologies.