James Hoe

Last updated
James C. Hoe
BornApril 1970 (age 54)
Taiwan
Alma mater U.C. Berkeley (undergrad), MIT (grad)
Awards Fellow of the IEEE
Scientific career
Fields Computer architecture, Reconfigurable computing, High-level synthesis
Institutions Carnegie Mellon University
Doctoral advisor Arvind
Website users.ece.cmu.edu/~jhoe/

James Hoe is a Taiwanese-American professor of Electrical and Computer Engineering at Carnegie Mellon University (CMU). He is interested in many aspects of computer architecture and digital hardware design, including the specific areas of FPGA architecture for computing; digital signal processing hardware; and high-level hardware design and synthesis. Professor Hoe’s current research focus is on devising a new FPGA architecture for power efficient, high-performance computing. His research group is working on developing an FPGA runtime environment that incorporates partial reconfiguration, virtualization, and protection features to manage an FPGA as a dynamically sharable multitasking compute resource. [1]

Contents

Academic biography

He received his B.S. in EECS from University of California at Berkeley in 1992 and Ph.D. in EECS from Massachusetts Institute of Technology (MIT) in 2000. Since 2000, he has been with the Electrical and Computer Engineering Department of Carnegie Mellon University. He became a full professor in 2009 and an IEEE Fellow in 2013. He was the Associate Head of the Electrical and Computer Engineering Department at Carnegie Mellon University from 2009 to 2014.

Resesarch

He has worked on a wide range of research projects at Carnegie Mellon University. He currently leads the Crossroads 3D-FPGA Academic Research Center to investigate a new programmable hardware data-nexus lying at the heart of the server and operating over data ‘on the move’ between network, traditional compute, and storage elements. [2] His efforts towards researching FPGA Architecture for Computing include the CoRAM FPGA computing abstraction, the Pigasus Network function acceleration, Service-Oriented Memory Architecture [3] and Programmable and Dynamic Computing Deployment projects. [4] Since 2003, he has been a faculty member in the SPIRAL project researching domain-specific hardware synthesis for digital signal processing. Between 2005 and 2011, his group worked on the Protoflex technology to accelerate the functional-only simulation using a multithreaded implementation of the SPARC V9 ISA in field-programmable gate arrays (FPGAs). Between 2002 and 2006, he worked on sampling-based performance simulation of computer systems (SMARTS) that uses functional-only simulation to keep caches warmed up between detailed simulation phases.

While a graduate student at MIT, he initially worked on high-performance system area network for cluster computing (StarT-Jr and Start-X). For his Ph.D. thesis, he worked on high-level synthesis from hardware descriptions based on Term Rewriting Systems (TRS). This synthesis system is the basis of the Bluespec language and compiler by Bluespec, Inc.

Related Research Articles

In computer engineering, a hardware description language (HDL) is a specialized computer language used to describe the structure and behavior of electronic circuits, most commonly to design ASICs and program FPGAs.

Reconfigurable computing is a computer architecture combining some of the flexibility of software with the high performance of hardware by processing with flexible hardware platforms like field-programmable gate arrays (FPGAs). The principal difference when compared to using ordinary microprocessors is the ability to add custom computational blocks using FPGAs. On the other hand, the main difference from custom hardware, i.e. application-specific integrated circuits (ASICs) is the possibility to adapt the hardware during runtime by "loading" a new circuit on the reconfigurable fabric, thus providing new computational blocks without the need to manufacture and add new chips to the existing system.

<span class="mw-page-title-main">Charles E. Leiserson</span> American computer scientist

Charles Eric Leiserson is a computer scientist and professor at Massachusetts Institute of Technology (M.I.T.). He specializes in the theory of parallel computing and distributed computing.

<span class="mw-page-title-main">Hardware acceleration</span> Specialized computer hardware

Hardware acceleration is the use of computer hardware designed to perform specific functions more efficiently when compared to software running on a general-purpose central processing unit (CPU). Any transformation of data that can be calculated in software running on a generic CPU can also be calculated in custom-made hardware, or in some mix of both.

Jingsheng Jason Cong is a Chinese-born American computer scientist, educator, and serial entrepreneur. He received his B.S. degree in computer science from Peking University in 1985, his M.S. and Ph. D. degrees in computer science from the University of Illinois at Urbana-Champaign in 1987 and 1990, respectively. He has been on the faculty in the Computer Science Department at the University of California, Los Angeles (UCLA) since 1990. Currently, he is a Distinguished Chancellor’s Professor and the director of Center for Domain-Specific Computing (CDSC).

<span class="mw-page-title-main">Randal Bryant</span> American computer scientist (born 1952)

Randal E. Bryant is an American computer scientist and academic noted for his research on formally verifying digital hardware and software. Bryant has been a faculty member at Carnegie Mellon University since 1984. He served as the Dean of the School of Computer Science (SCS) at Carnegie Mellon from 2004 to 2014. Dr. Bryant retired and became a Founders University Professor Emeritus on June 30, 2020.

David G. Messerschmitt is an engineer and professor emeritus at the University of California, Berkeley in the Department of Electrical Engineering and Computer Sciences in the UC Berkeley College of Engineering. He retired from UC Berkeley in 2005. At present he is conducting research at Berkeley, is a visiting professor in the Software Business Laboratory at the Helsinki University of Technology, and is doing research on interstellar communications at the SETI Institute. Messerschmitt also serves on the Advisory Council of METI.

Arvind is the Johnson Professor of Computer Science and Engineering in the Computer Science and Artificial Intelligence Laboratory (CSAIL) at the Massachusetts Institute of Technology (MIT). He is a Fellow of the Institute of Electrical and Electronics Engineers (IEEE) and the Association for Computing Machinery (ACM). He was also elected as a member into the National Academy of Engineering in 2008 for contributions to dataflow and multithread computing and the development of tools for the high-level synthesis of digital electronics hardware.

Thomas Martin Conte is the Associate Dean for Research and Professor of Computer Science at Georgia Institute of Technology College of Computing; and, since 2011, also Professor of Electrical and Computer Engineering at Georgia Institute of Technology College of Engineering. He is a fellow of Institute of Electrical and Electronics Engineers (IEEE). He served as the president of the IEEE Computer Society in 2015.

<span class="mw-page-title-main">Anita K. Jones</span> American computer scientist and former U.S. government official

Anita Katherine Jones is an American computer scientist and former U.S. government official. She was Director, Defense Research and Engineering from 1993 to 1997.

Prabhu Goel is an Indian American researcher, entrepreneur and businessman, known for having developed the PODEM Automatic test pattern generation and Verilog hardware description language.

<span class="mw-page-title-main">Rob A. Rutenbar</span> American academic

Rob A. Rutenbar is an American academic noted for contributions to software tools that automate analog integrated circuit design, and custom hardware platforms for high-performance automatic speech recognition. He is Senior Vice Chancellor for Research at the University of Pittsburgh, where he leads the university's strategic and operational vision for research and innovation.

<span class="mw-page-title-main">Saraju Mohanty</span> Indian-American computer scientist

Saraju Mohanty is an Indian-American professor of the Department of Computer Science and Engineering, and the director of the Smart Electronic Systems Laboratory, at the University of North Texas in Denton, Texas. Mohanty received a Glorious India Award – Rich and Famous NRIs of America in 2017 for his contributions to the discipline. Mohanty is a researcher in the areas of "smart electronics for smart cities/villages", "smart healthcare", "application-Specific things for efficient edge computing", and "methodologies for digital and mixed-signal hardware". He has made significant research contributions to security by design (SbD) for electronic systems, hardware-assisted security (HAS) and protection, high-level synthesis of digital signal processing (DSP) hardware, and mixed-signal integrated circuit computer-aided design and electronic design automation. Mohanty has been the editor-in-chief (EiC) of the IEEE Consumer Electronics Magazine during 2016-2021. He has held the Chair of the IEEE Computer Society's Technical Committee on Very Large Scale Integration during 2014-2018. He holds 4 US patents in the areas of his research, and has published 500 research articles and 5 books. He is ranked among top 2% faculty around the world in Computer Science and Engineering discipline as per the standardized citation metric adopted by the Public Library of Science Biology journal.

Rajesh K. Gupta is a computer scientist and engineer, currently the Qualcomm Professor in Embedded Microsystems at University of California, San Diego. His research concerns design and optimization of cyber-physical systems (CPS). He is a Principal Investigator in the NSF MetroInsight project and serves as Associate Director of the Qualcomm Institute. His research contributions include SystemC and SPARK Parallelizing High-level Synthesis. Earlier he led NSF Expeditions on Variability in Microelectronic circuits.

Mootaz Elnozahy is a computer scientist. He is currently a professor of computer science at University of Texas at Austin. He was a professor of computer science at the computer, electrical and mathematical science, and engineering (CEMSE) division at King Abdullah University of Science and Technology from 2012-2024. He previously served as Special Advisor to the President and Dean of CEMSE. Elnozahy's research area is in systems, including high-performance computing, power-aware computing, fault tolerance, operating systems, system architecture, and distributed systems. His work on rollback-recovery is now a standard component of graduate courses in fault-tolerant computing, and he has made seminal contributions in checkpoint/restart, and in general on the complex hardware-software interactions in resilience.

Daniel P. Siewiorek is an American computer engineer and computer scientist, currently the Buhl University Professor Emeritus of Electrical and Computer Engineering and Computer Science at Carnegie Mellon University.

<span class="mw-page-title-main">ACM SIGARCH</span> ACMs Special Interest Group on computer architecture

ACM SIGARCH is the Association for Computing Machinery's Special Interest Group on computer architecture, a community of computer professionals and students from academia and industry involved in research and professional practice related to computer architecture and design. The organization sponsors many prestigious international conferences in this area, including the International Symposium on Computer Architecture (ISCA), recognized as the top conference in this area since 1975. Together with IEEE Computer Society's Technical Committee on Computer Architecture (TCCA), it is one of the two main professional organizations for people working in computer architecture.

Lawrence Pileggi is the Coraluppi Head and Tanoto Professor of Electrical and Computer Engineering at Carnegie Mellon University. He is a specialist in the automation of integrated circuits, and developing software tools for the optimization of power grids. Pileggi's research has been cited thousands of times in engineering papers.

<span class="mw-page-title-main">Lesley Shannon</span>

Lesley Shannon is a Canadian professor who is Chair for the Computer Engineering Option in the School of Engineering Science at Simon Fraser University. She is also the current NSERC Chair for Women in Science and Engineering for BC and Yukon. Shannon's chair operates the Westcoast Women in Engineering, Science and Technology (WWEST) program to promote equity, diversity and inclusion in STEM.

Alice Cline Parker is an American electrical engineer. Her early research studied electronic design automation; later in her career, her interests shifted to neuromorphic engineering, biomimetic architecture for computer vision, analog circuits, carbon nanotube field-effect transistors, and nanotechnology. She is Dean's Professor of Electrical and Computer Engineering in the USC Viterbi School of Engineering of the University of Southern California.

References

  1. "James C. Hoe - Electrical and Computer Engineering - College of Engineering - Carnegie Mellon University".
  2. "Home". crossroadsfpga.org.
  3. Melber, J., & Hoe, J. C. (2020, August). A Service-Oriented Memory Architecture for FPGA Computing. In 2020 30th International Conference on Field-Programmable Logic and Applications (FPL) (pp. 91-97). IEEE.
  4. "Fpga_architecture_for_computing - James C. Hoe".