This article needs to be updated.(October 2023) |
Around the time that the Pentium 4 processor was introduced, Intel's Xeon line diverged from its line of desktop processors, which at the time was using the Pentium branding.
The divergence was implemented by using different sockets; since then, the sockets for Xeon chips have tended to remain constant across several generations of implementation.
The chipsets contain a 'memory controller hub' and an 'I/O controller hub', which tend to be called 'north bridge' and 'south bridge' respectively. The memory controller hub connects to the processors, memory, high-speed I/O such as PCI Express, and to the I/O controller hub by a proprietary link. The I/O controller hub, on the other hand, connects to lower-speed I/O, such as SATA, PCI, USB, and Ethernet.
Intel's initial preferred chipset for Pentium III Xeon was the 840.
Product name | Codename | Processor FSB supported | Memory type supported | High-speed interfaces provided | Preferred IOCH |
---|---|---|---|---|---|
440GX AGPset | Marlinespike | 100 | One 72-bit-wide channel of SDRAM, with ECC; up to four DIMMs | PIIX4E | |
840 | Carmel | 100 or 133 | Two channels RDRAM, two RIMMs per channel |
The Pentium III Xeon bus protocol allowed four processors on the same bus, so the 440GX AGPset could be used in four-CPU systems; the limit of 2 GB of main memory remained. These support Slot 2.
There was also the 450NX PCIset, which consisted of several chips: a single 82451NX Memory and IO Bridge Controller roughly analogous to the North Bridge, up to two 82454NX PCI Expander Bridges which converted the protocol used by 451NX to two 32-bit PCI33 or one 64-bit PCI33 bus, along with up to two memory cards each equipped with one 82452NX RAS/CAS Generator chip and two 82453NX Data Path Multiplexer chips. It supported PIIX3 and PIIX4E south bridges, and EDO DRAM.
In August 1999 Intel began shipping the Profusion PCIset. [1] The chipset was based on technology developed by the Corollary company, which Intel acquired. [2] It supported up to 8 Pentium III Xeon processors on two busses and maintained cache coherency between them. [3] [4] [5] Profusion supported up to 32 GB of memory. It saw some limited competition from the NEC Aqua II chipset. [6] Another minor player in the eight-way space was Axil Computer's NX801, [2] which was used in an 8-way (two buses) Pentium Pro design, commercialized by Data General as their AV-8600 computer. [7]
E7500 corresponded to the first Northwood-based Pentium4 Xeons, E7501 is essentially identical but supports faster FSB and memory. The E7320, E7520 and E7525 chipsets correspond to Prescott-based Pentium4 Xeons, and differ mainly in their PCI Express support. These support Socket 604. The Intel 875P chipset was used in some two-socket motherboards for Xeons. [8] [9] [10] [11]
Product name | Codename | Processor FSB supported | Memory type supported | High-speed interfaces provided | Preferred IOCH |
---|---|---|---|---|---|
860 [12] | Colusa | 400 MT/s | Two channels of ECC RDRAM at 800 or 600 MT/s, up to 3.2 GB/s | AGP 4× port and three hub interfaces for two 533 MB/s PCI buses and a 266 MB/s bus to ICH2 | ICH2 |
E7205 | Granite Bay | 400 or 533 MT/s | Two channels of DDR at 100 MHz or 133 MHz | AGP 8× port, single 32-bit 33 MHz PCI bus, 266 MHz 8-bit hub interface for ICH4 | ICH4 |
E7210 [13] | Canterwood-ES | 400 MT/s, 533 MT/s or 800 MT/s | Two channels of unbuffered ECC and non-ECC DDR DIMMs (registered ECC is not supported) at 133 MHz, 166 MHz or 200 MHz (DDR-266/333/400) | 66 MHz CSA interface for Gigabit LAN. MCH is connected to ICH via 66 MHz 8-bit (266 MT/s) Hub Interface v1.5. A 6300ESB ICH provides up to four 32-bit and/or 64-bit PCI-X at 33 or 66 MHz. Intel E7210 is server variant of 875P (Socket 478) without AGP, it can be used in dual Socket 604 configurations. [14] | 6300ESB |
E7320 [15] | Lindenhurst VS | 800 MT/s | Two channels of registered DDR-333 or DDR2-400 SDRAM | One ×8 PCI Express interface with max. theoretical bandwidth of 4 GB/s, which may be configured as two ×4 PCIe interfaces. [lower-alpha 1] A 6700PXH provides PCI-X 32-bit and/or 64-bit interfaces at 33 MHz, 66 MHz, 100 MHz, and 133 MHz. | 6300ESB, or 82801ER (ICH5R) |
E7500 | Plumas | 400 MT/s | Two channels of ECC DDR SDRAM at 100 MHz (3.2 GB/s peak) | Three ECC 1 GB/s (66 MHz ×8, 16-bit) 'Hub Interface' channels, which connect to 82870P2 chips to provide two 64-bit 66 MHz PCI or PCI-X buses each, plus one ECC 533 MB/s (66 MHz ×4) connector for ICH3-S | ICH3-S |
E7501 | Plumas 533 | 533 MT/s | Two channels of ECC DDR SDRAM at 133 MHz (4.2 GB/s peak) | ||
E7505 | Placer [16] | 533 MT/s | Two channels of ECC DDR SDRAM at 133 MHz (4.2 GB/s peak) | AGP 8× port, three ECC 1 GB/s (66 MHz ×8, 16-bit) 'Hub Interface' channels, which connect to 82870P2 chips to provide two 64-bit 66 MHz PCI or PCI-X buses each, plus one ECC 533 MB/s (66 MHz ×4) connector for ICH4 | ICH4 |
E7520 [17] | Lindenhurst | 800 MT/s | Two channels of registered DDR-333 or DDR2-400 SDRAM | Three ×8 PCI Express interfaces each with max. theoretical bandwidth of 4 GB/s, which may be configured as two ×4 PCIe interfaces. A 6700PXH provides PCI-X 32-bit and/or 64-bit interfaces at 33 MHz, 66 MHz, 100 MHz, and 133 MHz. | 6300ESB, or 82801ER (ICH5R) |
E7525 [18] | Tumwater | One ×16 and one ×8 PCI Express interface. A 6700PXH can be attached. |
Note that the 82870P2 chips of E7500, E7501 and E7505 were initially designed for the Intel 870 chipset for Itanium 2, and that the summary page of the E7320 datasheet incorrectly claims three PCI Express interfaces.
As Intel didn't have a 4P-capable chipset for NetBurst-based Xeons until 2005, for three years ServerWorks GC-HE served as the de facto standard MP chipset, even being used in Intel's own motherboards (SPSH4 and SRSH4). [19]
Product name | Codename | Processor FSB supported | Memory type supported | High-speed interfaces provided | Preferred IOCH |
---|---|---|---|---|---|
E8500 [20] | Twin Castle | 667 MT/s dual bus | DDR-266, DDR-333 or DDR2-400 | three ×8 and one ×4 PCI Express interface | 82801EB (ICH5), or 82801ER (ICH5R) |
E8501 [21] | 667 and 800 MT/s dual bus |
3000 and 3010 are an update on the E7230 chipset, codenamed Mukilteo, which has specifications very similar to the 3000 chipset. [22] E7230 was preceded by E7221, which was Intel's first strictly single-socket server chipset.
Product name | Codename | Processor FSB supported | Memory type supported | High-speed interfaces provided | Preferred IOCH |
---|---|---|---|---|---|
3000 | Mukilteo-2 [23] [24] | 533 or 800 or 1066 MT/s | Two channels of ECC DDR2-533 or DDR2-667 | PCI Express ×8 port, single 32-bit 33 MHz PCI bus, DMI for ICH7 | ICH7 |
3010 | Mukilteo-2P | PCI Express 1 ×16 or 2 ×8 ports, single 32-bit 33 MHz PCI bus, DMI for ICH7 | |||
3200 | Bigby-V | 800 or 1066 or 1333 MT/s | Two channels of ECC DDR2-667 or DDR2-800 | PCI Express ×8 port, single 32-bit 33 MHz PCI bus, DMI for ICH9 | ICH9 |
3210 | Bigby-P | PCI Express 1 ×16 or 2 ×8 ports, single 32-bit 33 MHz PCI bus, DMI for ICH9 |
These chipsets use a 'dual independent bus' design, in which each socket has its own connection to the chipset. These use the LGA 771 socket. The datasheets omit the 667 MT/s FSB support, so 5400 may support it too.
Product name | Codename | FSB speed (MT/s) | Snoop filter [lower-alpha 2] | Memory support | High-speed interfaces provided | Preferred IOCH |
---|---|---|---|---|---|---|
5000P | Blackford | 667, 1066, 1333 | Four channels of FB-DIMM at 533 or 667 MHz, up to 64 GB | Six PCIe ×4 ports, of which two are normally used for communication with IOCH, and a seventh ×4 port only for IOCH. | 631xESB or 632xESB | |
5000Z | Two channels of FB-DIMM at 533 or 667 MHz, up to 16 GB | Four PCIe ×4 ports, of which two are normally used for communication with IOCH, and a fifth ×4 port only for IOCH. | ||||
5000V | Two PCIe ×4 ports which are normally used for communication with IOCH, and a third ×4 port only for IOCH. | |||||
5000X | Greencreek | A snoop filter comprising about 1 MB of SRAM for coverage of 16 MB of cache. | Four channels of FB-DIMM at 533 or 667 MHz, up to 64 GB | Six PCIe ×4 ports, of which two are normally used for communication with IOCH and the other four are combined into a ×16 port, and a seventh ×4 port only for IOCH. | ||
5100 | San Clemente | Two channels of registered ECC DDR2 533 or 667 MT/s, up to 48 GB | 6 PCIe ×4 ports, plus one ×4 port reserved for IOCH | ICH9R | ||
5400 | Seaburg | 1066, 1333, 1600 | A more advanced [25] snoop filter comprising about 1.6 MB of SRAM for coverage of 24 MB of cache. | Four channels of FB-DIMM at 533, 667 or 800 MHz, up to 128 GB | 9 PCIe ×4 ports, plus one ×4 port reserved for IOCH | 631xESB or 632xESB |
This chipset uses four independent buses, and is used by the Tigerton and Dunnington processors.
Launch name | Codename | FSB speed | Snoop filter [lower-alpha 3] | Memory support | Fast I/O | IOCH |
---|---|---|---|---|---|---|
7300 [26] | Clarksboro | 1066 MT/s | A very sophisticated snoop filter, comprising 4.5 MB of SRAM for coverage of 64 MB of cache. | Four channels of FB-DIMM at 533 or 667 MHz, up to 256 GB | 7 PCIe ×4 ports, of which two are usually used to connect to the IOCH, plus an 8th ×4 port only for IOCH | 631x or 632x |
The 3450 chipset is also compatible with an Intel Core i5 or Intel Core i3 processor.
Product name | Codename | DMI | Fast I/O | Other features |
---|---|---|---|---|
3400 | Ibex Peak | 1.0, 100 MT/s | PCI Express 6 ×1 ports, single 32-bit 33 MHz PCI bus, DMI for processor | 8× USB 2.0, 4× SATA, Integrated LAN |
3420 | Ibex Peak | 1.0, 100 MT/s | PCI Express 8 ×1 ports, single 32-bit 33 MHz PCI bus, DMI for processor | 12× USB 2.0, 6× SATA, Integrated LAN |
3450 | Ibex Peak | 1.0, 100 MT/s | PCI Express 8 ×1 ports, single 32-bit 33 MHz PCI bus, DMI for processor | 14× USB 2.0, 6× SATA, Integrated LAN |
The Nehalem-based Xeons for dual-socket systems, initially launched as the Xeon 55xx series, feature a very different system structure: the memory controllers are on the CPU, and the CPUs can communicate with one another as peers without going via the chipset. This means that the 5500 and 5520 (initial codename Tylersburg-EP) chipsets are essentially QPI to PCI Express interfaces; the 5520 is more intended for graphical workstations and the 5500 for servers that do not need vast amounts of PCI Express connectivity
Launch name | Codename | QPI ports | QPI speed | Fast I/O | IOCH | Other features |
---|---|---|---|---|---|---|
5500 | Tylersburg-24S, Tylersburg-24D [27] | 1, 2 | 4.8, 5.86 or 6.4 GT/s | 1 ×16 PCIe Gen 2, 2 ×4 PCIe Gen 1 to talk to southbridge | ICH10 (ICH9 also possible) | Integrated Management Engine with its own 100 Mbit/s Ethernet [28] |
5520 | Tylersburg-36S, Tylersburg-36D | 1, 2 | 4.8, 5.86 or 6.4 GT/s | 2 ×16 PCIe Gen 2, 1 ×4 PCIe Gen 1 to talk to southbridge | ICH10 (ICH9 also possible) | Integrated Management Engine with its own 100 Mbit/s Ethernet [28] |
As well as the 5530
Launch name | Codename | QPI ports | QPI speed | Fast I/O | IOCH | Other features |
---|---|---|---|---|---|---|
7500 | Boxboro | 2 | 6.4 GT/s | 2 ×16 PCIe Gen 2, 1 ×4 PCIe Gen 1 to talk to southbridge | ICH10 (ICH9 also possible) | Integrated Management Engine with its own 100 Mbit Ethernet |
The Intel C200 series chipsets that support the Intel Xeon E3-1200 CPU family. [29] [30]
Product name | Codename | DMI | Fast I/O | Other features |
---|---|---|---|---|
C202 | Cougar Point | 2.0, 100 MT/s | PCI Express 8 × 1 ports, single 32-bit 33 MHz PCI bus, DMI for processor | 12 × USB 2.0, 6 × SATA 1.5/3 Gbit/s, Integrated LAN |
C204 | 12 × USB 2.0, 2 × SATA 1.5/3/6 Gbit/s + 4 × SATA 1.5/3 Gbit/s, Integrated LAN | |||
C206 | 14 × USB 2.0, 2 × SATA 1.5/3/6 Gbit/s + 4 × SATA 1.5/3 Gbit/s, Integrated LAN, Integrated Graphics, Intel Anti-Theft Technology, Active Management Technology 7.0 |
The Intel C600 series chipsets support the Intel Xeon E5-2600 CPU family. Common to all C600 variants are the following features:
Some chipset variants have additional mass storage interfaces:
Product name | Codename | additional mass storage capabilities |
---|---|---|
C602J | Patsburg | none |
C602 | 4× SATA 1.5/3 gigabaud ports | |
C604 | 4× SAS/SATA 1.5/3 gigabaud ports | |
C606 | 8× SAS/SATA 1.5/3 gigabaud ports optionally through dedicated PCIe 2.0 ×4 (5 GT/s) interface, 1 additional SMBus | |
C608 | 8× SAS/SATA 1.5/3 gigabaud ports optionally through dedicated PCIe 2.0 ×4 (5 GT/s) interface, 2 additional SMBus |
The Intel Communications 8900 series chipsets that support the Gladden Intel Xeon E3-11xx [31] or Sandy Bridge-EP/EN Intel Xeon E5-2xxx [32] CPU families.
Product name | Codename | DMI | Fast I/O | Other features |
---|---|---|---|---|
DH8900 | Cave Creek | 2.0, 100 MT/s | PCI Express 2.0 ×16 + PCI Express 1.0 4 × 1 ports, DMI for processor | 6 × USB 2.0, 6 × SATA 1.5/3 Gbit/s, 4 × Integrated LAN |
DH8903 | PCI Express 2.0 ×8 + PCI Express 1.0 4 × 1 ports, DMI for processor | 6 × USB 2.0, 2 × SATA 1.5/3 Gbit/s, 4 × Integrated LAN, 5 Gbit/s QuickAssist | ||
DH8910 | PCI Express 2.0 ×4 + PCI Express 1.0 4 × 1 ports, DMI for processor | 6 × USB 2.0, 2 × SATA 1.5/3 Gbit/s, 4 × Integrated LAN, 10 Gbit/s QuickAssist | ||
DH8920 | PCI Express 2.0 ×4 + PCI Express 1.0 4 × 1 ports, DMI for processor | 6 × USB 2.0, 2 × SATA 1.5/3 Gbit/s, 4 × Integrated LAN, 20 Gbit/s QuickAssist |
The Intel C200 series chipsets that support the Intel Xeon E3-1200v2 CPU family. [33]
Product name | Codename | DMI | Fast I/O | Other features |
---|---|---|---|---|
C216 | Panther Point | 2.0, 100 MT/s | PCI Express 2.0 8 × 1 ports, single 32-bit 33 MHz PCI bus, DMI for processor | 4 × USB 3.0 + 14 × USB 2.0, 2 × SATA 1.5/3/6 Gbit/s + 4 × SATA 1.5/3 Gbit/s, Integrated LAN, Integrated Graphics, Intel Anti-Theft Technology, Active Management Technology 8.0 |
The Intel C220 series chipsets support the Intel Xeon E3-1200v3 CPU family. [34]
Product name | Codename | DMI | Fast I/O | Other features |
---|---|---|---|---|
C222 | Lynx Point | 2.3, 100 MT/s | Eight PCI Express 2.0 ×1 ports, DMI for processor | 10 × USB 2.0/3.0, 2 × SATA 1.5/3/6 Gbit/s + 4 × SATA 1.5/3 Gbit/s, Integrated LAN, Integrated IDE, Rapid Storage Technology enterprise |
C224 | 12 × USB 2.0/3.0, 4 × SATA 1.5/3/6 Gbit/s + 2 × SATA 1.5/3 Gbit/s, Integrated LAN, Integrated IDE, Rapid Storage Technology enterprise | |||
C226 | 8 × USB 2.0, 6 USB 3.0, 6 × SATA 1.5/3/6 Gbit/s, Integrated LAN, Integrated Graphics, Rapid Storage Technology enterprise, Active Management Technology 9.0, Identity Protection Technology, VGA, Wireless Display |
This section is empty. You can help by adding to it. (February 2024) |
The Intel C230 series chipsets support the Intel Xeon E3-1200v5 CPU family.
Both, the C232 and the C236 support the LGA 1151 socket.
Product name | Codename | DMI | Fast I/O | Other features |
---|---|---|---|---|
C232 | Sunrise Point | 3.0, 100 MT/s | Max. 8 lanes PCIe 3.0 at ×4, ×2, ×1 configuration, DMI for processor | 6× USB 3.0, 6× USB 2.0, 6× SATA 6 Gbit/s, M.2 & SATA Express support, integrated LAN, Rapid Storage Technology enterprise |
C236 | Max. 20 lanes PCIe 3.0 at ×4, ×2, ×1 configuration, DMI for processor | 10× USB 3.0, 4× USB 2.0, 8× SATA 6 Gbit/s, M.2 & SATA Express support, integrated LAN, Rapid Storage Technology enterprise, 3× displays |
The Intel C246 series chipsets support the Intel Xeon E-2100 series of CPUs. [35]
Product name | Codename | DMI | Fast I/O | Other features |
---|---|---|---|---|
C242 | ? | 3.0 ×4 | Max. 10 lanes PCIe 3.0 | 6× USB 3.1 (up to 2× USB 3.1 Gen 2, up to 6× USB 3.1 Gen 1), 6× USB 2.0, SATA, Ethernet, Wifi |
C246 | Max. 24 lanes PCIe 3.0 | 10× USB 3.1 (up to 6× USB 3.1 Gen 2, up to 10× USB 3.1 Gen 1), 4× USB 2.0, SATA, Ethernet, Wifi |
This section is empty. You can help by adding to it. (March 2022) |
This section is empty. You can help by adding to it. (March 2022) |
h
Xeon is a brand of x86 microprocessors designed, manufactured, and marketed by Intel, targeted at the non-consumer workstation, server, and embedded markets. It was introduced in June 1998. Xeon processors are based on the same architecture as regular desktop-grade CPUs, but have advanced features such as support for error correction code (ECC) memory, higher core counts, more PCI Express lanes, support for larger amounts of RAM, larger cache memory and extra provision for enterprise-grade reliability, availability and serviceability (RAS) features responsible for handling hardware exceptions through the Machine Check Architecture (MCA). They are often capable of safely continuing execution where a normal processor cannot due to these extra RAS features, depending on the type and severity of the machine-check exception (MCE). Some also support multi-socket systems with two, four, or eight sockets through use of the Ultra Path Interconnect (UPI) bus, which replaced the older QuickPath Interconnect (QPI) bus.
On older personal computer motherboards, the southbridge is one of the two chips in the core logic chipset, handling many of a computer's input/output functions. The other component of the chipset is the northbridge, which generally handles onboard control tasks.
The land grid array (LGA) is a type of surface-mount packaging for integrated circuits (ICs) that is notable for having the pins on the socket — as opposed to pins on the integrated circuit, known as a pin grid array (PGA). An LGA can be electrically connected to a printed circuit board (PCB) either by the use of a socket or by soldering directly to the board.
The Intel 440BX is a chipset from Intel, supporting Pentium II, Pentium III, and Celeron processors. It is also known as the i440BX and was released in April 1998. The official part number is 82443BX.
Intel Hub Architecture (IHA), also known as Accelerated Hub Architecture (AHA) was Intel's architecture for the 8xx family of chipsets, starting in 1999 with the Intel 810. It uses a memory controller hub (MCH) that is connected to an I/O controller hub (ICH) via a 266 MB/s bus. The MCH chip supports memory and AGP, while the ICH chip provides connectivity for PCI, USB, sound, IDE hard disks and LAN.
Socket 604 is a 604-pin microprocessor socket designed to interface an Intel Xeon processor to the rest of the computer. It provides both an electrical interface as well as physical support. This socket is designed to support a heatsink.
Sandy Bridge is the codename for Intel's 32 nm microarchitecture used in the second generation of the Intel Core processors. The Sandy Bridge microarchitecture is the successor to Nehalem and Westmere microarchitecture. Intel demonstrated an A1 stepping Sandy Bridge processor in 2009 during Intel Developer Forum (IDF), and released first products based on the architecture in January 2011 under the Core brand.
The P35 Express is a mainstream desktop computer chipset from Intel released in June 2007, although motherboards featuring the chipset were available a month earlier. The P35 Express chipset supports Intel's LGA 775 socket and Core 2 Duo and Quad processors, and is also known to support 45 nm Wolfdale/Yorkfield dual and quad core CPUs. Theoretically, Intel also dropped support for Intel's Pentium 4 and Pentium D processors with this chipset although late Pentium 4 processors, including both the 32-bit-only (5x0) and the 32-bit/64-bit (5x1), and a few others, were fully supported.
I/O Controller Hub (ICH) is a family of Intel southbridge microchips used to manage data communications between a CPU and a motherboard, specifically Intel chipsets based on the Intel Hub Architecture. It is designed to be paired with a second support chip known as a northbridge. As with any other southbridge, the ICH is used to connect and control peripheral devices.
The Platform Controller Hub (PCH) is a family of Intel's single-chip chipsets, first introduced in 2009. It is the successor to the Intel Hub Architecture, which used two chips–a northbridge and southbridge, and first appeared in the Intel 5 Series.
LGA 1366, also known as Socket B, is an Intel CPU socket. This socket supersedes Intel's LGA 775 in the high-end and performance desktop segments. It also replaces the server-oriented LGA 771 in the entry level and is superseded itself by LGA 2011. This socket has 1,366 protruding pins which touch contact points on the underside of the processor (CPU) and accesses up to three channels of DDR3 memory via the processor's internal memory controller.
Haswell is the codename for a processor microarchitecture developed by Intel as the "fourth-generation core" successor to the Ivy Bridge. Intel officially announced CPUs based on this microarchitecture on June 4, 2013, at Computex Taipei 2013, while a working Haswell chip was demonstrated at the 2011 Intel Developer Forum. Haswell was the last generation of Intel processor to have socketed processors on mobile. With Haswell, which uses a 22 nm process, Intel also introduced low-power processors designed for convertible or "hybrid" ultrabooks, designated by the "U" suffix. Haswell began shipping to manufacturers and OEMs in mid-2013, with its desktop chips officially launched in September 2013.
The Intel 850 chipset was the first chipset available for the Pentium 4 processor, and was simultaneously released in November 2000. It consists of an 82850 memory controller hub and an 82801BA I/O controller hub.
LGA 1156, also known as Socket H or H1, is an Intel desktop CPU socket. Its incompatible successor is LGA 1155.
Intel 5 Series is a computing architecture introduced in 2008 that improves the efficiency and balances the use of communication channels in the motherboard. The architecture consists primarily of a central processing unit (CPU) and a single chipset. All motherboard communications and activities circle around these two devices.
LGA 2011, also called Socket R, is a CPU socket by Intel released on November 14, 2011. It launched along with LGA 1356 to replace its predecessor, LGA 1366 and LGA 1567. While LGA 1356 was designed for dual-processor or low-end servers, LGA 2011 was designed for high-end desktops and high-performance servers. The socket has 2011 protruding pins that touch contact points on the underside of the processor.
LGA 1155, also called Socket H2, is a zero insertion force flip-chip land grid array (LGA) CPU socket designed by Intel for their CPUs based on the Sandy Bridge and Ivy Bridge microarchitectures.
The Intel X79 is a Platform Controller Hub (PCH) designed and manufactured by Intel for their LGA 2011 and LGA 2011-1.
Intel X99, codenamed "Wellsburg", is a Platform Controller Hub (PCH) designed and manufactured by Intel, targeted at the high-end desktop (HEDT) and enthusiast segments of the Intel product lineup. The X99 chipset supports both Intel Core i7 Extreme and Intel Xeon E5-16xx v3 and E5-26xx v3 processors, which belong to the Haswell-E and Haswell-EP variants of the Haswell microarchitecture, respectively. All supported processors use the LGA 2011-v3 socket.