Chris Rowen

Last updated

Chris Rowen (born January 9, 1957) is an American entrepreneur and technologist. Rowen is one of the founders of MIPS Computer Systems, Inc in 1984, of Tensilica Inc. in 1997 and of Babblelabs, Inc in 2017. [1] Rowen was named Fellow of the Institute of Electrical and Electronics Engineers (IEEE) in 2016 [2] for leadership in the development of microprocessors and reduced instruction set computers.

Contents

Private life

Rowen was raised in Los Angeles, California, Washington D.C. and Atherton, California as one of six children. His father, Henry Rowen, was a national security expert, economist and academician. His mother, Beverly Griffiths Rowen, was trained as a chemist, and later worked as a technical writer, academic manager and policy advisor. [3] He attended public schools, attended Harvard University and graduated with a bachelor's in physics. He later went to Stanford University to earn his master's degree and PhD in electrical engineering in 1985. He married Anne Baker in 1982, and has three daughters. He lives in Santa Cruz, California.

Career

Rowen worked first as a summer intern in 1977, then as a new college graduate for Intel Corporation, starting in 1978, specifically on random access memory products. He returned to studies in 1980, while continuing to work part-time at Intel's Santa Cruz facilities, where he met his wife, Anne Baker. His research work reduced instruction set computers, called the Stanford MIPS project, along with advisor John L. Hennessy, and fellow students, Thomas Gross, Steve Przybylski, Norman Jouppi and others, eventually led to the founding of MIPS in 1984. At MIPS he worked on the MIPS instruction set, design tools, and verification of the MIPS R2000 and R3000 processors. He also led development of several generation of small UNIX workstations and servers and eventually led microprocessor research as Vice President of Microprocessor Design during the development of MIPS R4000, R4200 and R10000 processors. MIPS was acquired by Silicon Graphics Inc. in 1992, where Rowen served as Director of Core Technologies for Europe, based in Neucahtel Switzerland.

After returning from Switzerland in 1996, he worked for one year as vice president and general manager of design reuse for Synopsys, Inc. before leaving to focus on new ideas on for processors designs. He founded Tensilica in July 1997, and soon teamed up with Bernie Rosenthal and Harvey Jones, to develop the idea of automatic creation of application-specific instruction set processors as licensable designs with complementary software development environments. Other senior founders included Beatrice Fu, Keith Van Sickle, Monica Lam, Earl Killian, Rene Haas and Dror Maydan. [4] Rowen served as CEO of Tensilica until 2008, and then as CTO until Tensilica acquisition by Cadence Design Systems Inc. At Cadence, Rowen was CTO for the Intellectual Property Group.

Rowen shifted his focus back to entrepreneurship starting in 2016, calling his investment effort Cognite Ventures, LLC, an effort to invest in, advise and analyze start-ups in the deep learning domain. [5] He also served as senior advisor to the SystemX Alliance industrial affiliates program at Stanford University for 2017. In October 2017, he cofounded BabbleLabs, Inc, a startup applying deep learning methods to speech processing.

BabbleLabs developed new speech enhancement and speech recognition methods, for deployment both in edge devices and cloud services. The role of improved voice communication became particularly crucial with the rise in work-from-home in 2020 triggered by the COVID-19 pandemic. BabbleLabs was acquired by Cisco Systems in October 2020, and the BabbleLabs team became part of the Cisco Webex conferencing and calling collaboration effort. Rowen became VP of Engineering for that voice technology group, and then VP of Engineering for all Collaboration AI.

Research

Rowen's research work at Stanford included participating in design of the first MIPS processor, the development of optimizing RISC compilers and creation of an early logic synthesis and layout system, for his PhD dissertation: SWAMI: A Flexible Logic Implementation System.

He has written numerous articles on microprocessor architecture, system-on-chip design and design using application-specific processors. Rowen's book, Engineering the Complex SoC was published in 2004. [6]

Related Research Articles

<span class="mw-page-title-main">MIPS Technologies</span> American fabless semiconductor design company

MIPS Tech LLC, formerly MIPS Computer Systems, Inc. and MIPS Technologies, Inc., is an American fabless semiconductor design company that is most widely known for developing the MIPS architecture and a series of RISC CPU chips based on it. MIPS provides processor architectures and cores for digital home, networking, embedded, Internet of things and mobile applications.

<span class="mw-page-title-main">Marcian Hoff</span>

Marcian Edward "Ted" Hoff Jr. is one of the inventors of the microprocessor.

<span class="mw-page-title-main">John L. Hennessy</span> American computer scientist

John Leroy Hennessy is an American computer scientist who is chairperson of Alphabet Inc. (Google). Hennessy is one of the founders of MIPS Technologies and Atheros, and also the tenth President of Stanford University. Hennessy announced that he would step down in the summer of 2016. He was succeeded as president by Marc Tessier-Lavigne. Marc Andreessen called him "the godfather of Silicon Valley."

<span class="mw-page-title-main">Ike Nassi</span> American computer scientist

Isaac Robert "Ike" Nassi, born 1949 in Brooklyn, New York, is the founder, and former CTO and chairman at TidalScale, Inc. before its acquisition by HPE, and an Adjunct Professor of Computer Science at the University of California, Santa Cruz. He is known for creating the highly influential Nassi–Shneiderman diagram notation. He also helped design the Ada programming language.

<span class="mw-page-title-main">R3000</span> RISC microprocessor

The R3000 is a 32-bit RISC microprocessor chipset developed by MIPS Computer Systems that implemented the MIPS I instruction set architecture (ISA). Introduced in June 1988, it was the second MIPS implementation, succeeding the R2000 as the flagship MIPS microprocessor. It operated at 20, 25 and 33.33 MHz.

<span class="mw-page-title-main">Pat Gelsinger</span> American businessman (born 1961)

Patrick Paul Gelsinger is an American business executive and engineer, and CEO of Intel.

<span class="mw-page-title-main">History of general-purpose CPUs</span>

The history of general-purpose CPUs is a continuation of the earlier history of computing hardware.

<span class="mw-page-title-main">Nick McKeown</span>

Nicholas (Nick) William McKeown FREng, is a Senior Fellow at Intel, a professor in the Electrical Engineering and Computer Science departments at Stanford University, and a Visiting Professor at Oxford University. He has also started technology companies in Silicon Valley.

<span class="mw-page-title-main">Mark Horowitz</span> American electrical engineer (1957–)

Mark A. Horowitz is an American electrical engineer, computer scientist, inventor, and entrepreneur who is the Yahoo! Founders Professor in the School of Engineering and the Fortinet Founders Chair of the Department of Electrical Engineering at Stanford University. He holds a joint appointment in the Electrical Engineering and Computer Science departments and previously served as the Chair of the Electrical Engineering department from 2008 to 2012. He is a co-founder, the former chairman, and the former chief scientist of Rambus Inc.. Horowitz has authored over 700 published conference and research papers and is among the most highly-cited computer architects of all time. He is a prolific inventor and holds 374 patents as of 2023.

<span class="mw-page-title-main">Cadence Design Systems</span> American multinational computational software company

Cadence Design Systems, Inc., is an American multinational technology and computational software company. Headquartered in San Jose, California, Cadence was formed in 1988 through the merger of SDA Systems and ECAD. Initially specialized in electronic design automation (EDA) software for the semiconductor industry, currently the company makes software and hardware for designing products such as integrated circuits, systems on chips (SoCs), printed circuit boards, and pharmaceutical drugs, also licensing intellectual property for the electronics, aerospace, defense and automotive industries, among others.

<span class="mw-page-title-main">Tensilica</span> Semiconductor company in California, US

Tensilica Inc. was a company based in Silicon Valley in the semiconductor intellectual property core business. It is now a part of Cadence Design Systems.

<span class="mw-page-title-main">Mark Papermaster</span> American business executive (born 1961)

Mark D. Papermaster is an American business executive who is the chief technology officer (CTO) and executive vice president for technology and engineering at Advanced Micro Devices (AMD). On January 25, 2019 he was promoted to AMD's Executive Vice President. Papermaster previously worked at IBM from 1982 to 2008, where he was closely involved in the development of PowerPC technology and was two years as vice president of IBM's blade server division. Papermaster's decision to move from IBM to Apple Inc. in 2008 became central to a court case considering the validity and scope of an employee non-compete clause in the technology industry. He became senior vice president of devices hardware engineering at Apple in 2009, with oversight for devices such as the iPhone. In 2010 he left Apple and joined Cisco Systems as a VP of the company's silicon engineering development. Papermaster joined AMD on October 24, 2011, assuming oversight for all of AMD's technology teams and the creation of all of AMD's products, and AMD's corporate technical direction.

Afara Websystems Inc. was a Sunnyvale, California, USA server company whose goal was to build servers surrounding a custom high-throughput CPU architecture, "developing IP traffic management systems that will bring quality-of-service to the next generation of IP access infrastructure." The word "Afara" means "bridge" in the West African Yoruba language.

<span class="mw-page-title-main">Joel Emer</span> American electrical engineer

Joel S. Emer is a pioneer in computer performance analysis techniques and a microprocessor architect. He is currently a researcher at Nvidia, and a Professor of the Practice at MIT, and was formerly an Intel Fellow. He was the 2009 recipient of the Eckert–Mauchly Award, an ACM/IEEE joint award for contributions to computer and digital systems architecture.

<span class="mw-page-title-main">Kunle Olukotun</span> British-born Nigerian computer scientist

Oyekunle Ayinde "Kunle" Olukotun is a British-born Nigerian computer scientist who is the Cadence Design Systems Professor of the Stanford School of Engineering, Professor of Electrical Engineering and Computer Science at Stanford University and the director of the Stanford Pervasive Parallelism Lab. Olukotun is known as the “father of the multi-core processor”, and the leader of the Stanford Hydra Chip Multiprocessor research project. Olukotun's achievements include designing the first general-purpose multi-core CPU, innovating single-chip multiprocessor and multi-threaded processor design, and pioneering multicore CPUs and GPUs, transactional memory technology and domain-specific languages programming models. Olukotun's research interests include computer architecture, parallel programming environments and scalable parallel systems, domain specific languages and high-level compilers.

Jack Liangjie Xu, more commonly known as Jack Xu in English, is a Chinese software engineer, technology executive, and venture capitalist. He is the former Co-President and Chief Technology Officer (CTO) of SINA Corporation, the operator of Sina Weibo, the most influential social network in China. He formerly worked as the Corporate Vice President for Cisco's Unified Communications business unit, Vice President of Engineering & Research at eBay, and CTO at NetEase.

James B. Keller is an American microprocessor engineer best known for his work at AMD, Apple, and Tesla. He was the lead architect of the AMD K8 microarchitecture and was involved in designing the Athlon (K7) and Apple A4/A5 processors. He was also the coauthor of the specifications for the x86-64 instruction set and HyperTransport interconnect. From 2012 to 2015 he returned to AMD to work on the AMD K12 and Zen microarchitectures.

Since 1985, many processors implementing some version of the MIPS architecture have been designed and used widely.

Norman Paul Jouppi is an American electrical engineer and computer scientist.

References

  1. ↑ "Our Team". BabbleLabs. Archived from the original on 2019-07-22. Retrieved 2019-11-26.
  2. ↑ "2016 elevated fellow" (PDF). IEEE Fellows Directory.
  3. ↑ "Beverly Rowen's Obituary on Mercury News". Mercury News. Retrieved 2018-01-17.
  4. ↑ "SemiWiki.com - A Brief History of Tensilica". www.semiwiki.com. Retrieved 2018-01-17.
  5. ↑ "Who Is Cognite Ventures? | Cognite Ventures". www.cogniteventures.com. Retrieved 2018-01-17.
  6. ↑ Rowen, Chris (2004). Engineering the Complex SOC: Fast, Flexible Design with Configurable Processors. Prentice Hall. ISBN   0131455370.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.