This article needs to be updated.(June 2022) |
General information | |
---|---|
Launched | 2014 |
Marketed by | MultiClet Corp., [1] resident of Skolkovo [2] |
Designed by | Digital Solutions [3] |
Performance | |
Max. CPU clock rate | 80 MHz to 120 MHz [4] |
Architecture and classification | |
Instruction set | Multicellular |
Physical specifications | |
Cores |
|
MultiClet is an ongoing innovation project for a microprocessor that became the first post von Neumann, multicellular microprocessor, breaking the paradigm for computing technology that has been in place for more than 60 years. [5] [6] There have been attempts in the past to shift away from the von Neumann architecture. [7] Under MultiClet a 4-cellular dynamically reconfigurable microprocessor is implemented. [8]
Since 2004 more than 300 million roubles has been provided for the project by the Danish venture fund Symbion Capital and the Bortnik Fund. In 2009 there was an unsuccessful request for co-financing by Rusnano. In 2010 it was reported that more than 1 billion roubles would be needed in total before any actual production could take place. In 2011 the MultiClet company, currently responsible for the development of the microprocessor was founded with a capital of 323 million roubles. [16]
In August 2014, a financial request for 80 million US dollars from the Russian-Chinese Investment Fund (RKIF) was made in order to develop a MultiClet based computer. [17]
As opposed to the traditional multi-core processor architecture each individual cell in the microprocessor can communicate with each other, without the need to store intermediate results in memory registers. This removes the concept of assembly language instructions with sequential dependence, in favor of realizing a high level programming language directly on the computer hardware. The smallest indivisible unit is a set of instructions described in the triadic language. Each triad can describe an operation between references to other triads, rather than references to the current contents in memory registers. The result of the sequence of triads is evaluated when selected, e.g. when an operation to write the result to a memory register is issued. [18]
The multicellular microprocessor architecture makes it easier to perform parallel execution because the need to access intermediate memory for each operation is eliminated, thus each cell can operate independently until the result is needed. The microprocessor can operate with reduced performance if one or more of the microprocessor cells become non-functioning. The dynamic reconfiguration of the microprocessor, in case of permanent failures makes it ideal for operation under harsh conditions such as in space applications. [19]
Realization of all operations within each statement, without memory involvement improves computing power by 4–5 times and reduces the microprocessor energy consumption by up to 10 times. [20]
July, 2012, a critical view was posted on a forum which discusses potential challenges related to scaling of the technology. The main obstacle would be the high level of communication required between the different cells of the multicellular architecture and its implementation using CMOS semiconductor process technology below 180 nanometer. [21]
Available and suggested multicellular processor variants: [22]
Type | Description |
---|---|
P | high Рerformance and simultaneous reduction of power consumption |
C | ultra-low power Consumption and high performance |
R | dynamic Reconfiguration |
L | Liveness, fault tolerance |
Available multicellular processor models:
Article | Cells | Clock frequency | Type | Process | Year | Manufacturer |
---|---|---|---|---|---|---|
MCp041P100104 [4] | 4 | 120 MHz | P1 | 180 nanometer | 2013 | SilTerra Malaysia [23] |
MCp0411100101 [4] | 4 | 120 MHz | P1 | 180 nanometer | 2013 | SilTerra Malaysia [23] |
MCp042R100102 [24] | 4 | 80 MHz | R1 | 180 nanometer | 2014 | SilTerra Malaysia [23] |
Variants currently in design [25] |
---|
4-cell microprocessor of the L variant |
16-cell microprocessor for audio and video applications, using a 45 nanometer CMOS manufacturing process |
64-cell microprocessor for supercomputers, using a 22 nanometer CMOS manufacturing process |
A central processing unit (CPU), also called a central processor, main processor, or just processor, is the most important processor in a given computer. Its electronic circuitry executes instructions of a computer program, such as arithmetic, logic, controlling, and input/output (I/O) operations. This role contrasts with that of external components, such as main memory and I/O circuitry, and specialized coprocessors such as graphics processing units (GPUs).
A field-programmable gate array (FPGA) is a type of configurable integrated circuit that can be repeatedly programmed after manufacturing. FPGAs are a subset of logic devices referred to as programmable logic devices (PLDs). They consist of an array of programmable logic blocks with a connecting grid, that can be configured "in the field" to interconnect with other logic blocks to perform various digital functions. FPGAs are often used in limited (low) quantity production of custom-made products, and in research and development, where the higher cost of individual FPGAs is not as important, and where creating and manufacturing a custom circuit wouldn't be feasible. Other applications for FPGAs include the telecommunications, automotive, aerospace, and industrial sectors, which benefit from their flexibility, high signal processing speed, and parallel processing abilities.
An embedded system is a specialized computer system—a combination of a computer processor, computer memory, and input/output peripheral devices—that has a dedicated function within a larger mechanical or electronic system. It is embedded as part of a complete device often including electrical or electronic hardware and mechanical parts. Because an embedded system typically controls physical operations of the machine that it is embedded within, it often has real-time computing constraints. Embedded systems control many devices in common use. In 2009, it was estimated that ninety-eight percent of all microprocessors manufactured were used in embedded systems.
A digital signal processor (DSP) is a specialized microprocessor chip, with its architecture optimized for the operational needs of digital signal processing. DSPs are fabricated on metal–oxide–semiconductor (MOS) integrated circuit chips. They are widely used in audio signal processing, telecommunications, digital image processing, radar, sonar and speech recognition systems, and in common consumer electronic devices such as mobile phones, disk drives and high-definition television (HDTV) products.
Reconfigurable computing is a computer architecture combining some of the flexibility of software with the high performance of hardware by processing with flexible hardware platforms like field-programmable gate arrays (FPGAs). The principal difference when compared to using ordinary microprocessors is the ability to add custom computational blocks using FPGAs. On the other hand, the main difference from custom hardware, i.e. application-specific integrated circuits (ASICs) is the possibility to adapt the hardware during runtime by "loading" a new circuit on the reconfigurable fabric, thus providing new computational blocks without the need to manufacture and add new chips to the existing system.
Nucleus RTOS is a real-time operating system (RTOS) produced by the Embedded Software Division of Mentor Graphics, a Siemens Business, supporting 32- and 64-bit embedded system platforms. The operating system (OS) is designed for real-time embedded systems for medical, industrial, consumer, aerospace, and Internet of things (IoT) uses. Nucleus was released first in 1993. The latest version is 3.x, and includes features such as power management, process model, 64-bit support, safety certification, and support for heterogeneous computing multi-core system on a chip (SOCs) processors.
The Blackfin is a family of 16-/32-bit microprocessors developed, manufactured and marketed by Analog Devices. The processors have built-in, fixed-point digital signal processor (DSP) functionality performed by 16-bit multiply–accumulates (MACs), accompanied on-chip by a microcontroller. It was designed for a unified low-power processor architecture that can run operating systems while simultaneously handling complex numeric tasks such as real-time H.264 video encoding.
LEON is a radiation-tolerant 32-bit central processing unit (CPU) microprocessor core that implements the SPARC V8 instruction set architecture (ISA) developed by Sun Microsystems. It was originally designed by the European Space Research and Technology Centre (ESTEC), part of the European Space Agency (ESA), without any involvement by Sun. Later versions have been designed by Gaisler Research, under a variety of owners. It is described in synthesizable VHSIC Hardware Description Language (VHDL). LEON has a dual license model: An GNU Lesser General Public License (LGPL) and GNU General Public License (GPL) free and open-source software (FOSS) license that can be used without licensing fee, or a proprietary license that can be purchased for integration in a proprietary product. The core is configurable through VHDL generics, and is used in system on a chip (SOC) designs both in research and commercial settings.
A soft microprocessor is a microprocessor core that can be wholly implemented using logic synthesis. It can be implemented via different semiconductor devices containing programmable logic, including both high-end and commodity variations.
This is a glossary of terms used in the field of Reconfigurable computing and reconfigurable computing systems, as opposed to the traditional Von Neumann architecture.
The Elbrus 2000 is a Russian 512-bit wide VLIW microprocessor developed by Moscow Center of SPARC Technologies (MCST) and fabricated by TSMC.
OpenComRTOS is a commercial network-centric, formally developed real-time operating system (RTOS), aimed mainly at the embedded system market.
Elbrus-2S+ is a multi-core microprocessor based on the Elbrus 2000 architecture developed by Moscow Center of SPARC Technologies (MCST). There are multiple reports regarding the evolution of this technology for the purpose of import substitution in Russia, which was raised by several ministries in July 2014, due to economic sanctions in response to 2014 pro-Russian unrest in Ukraine. In December 2014, it was announced that Mikron Group started pilot production of a dual-core variant of this microprocessor called Elbrus-2SM using a 90 nanometer CMOS manufacturing process in Zelenograd, Russia.
In computing and computer science, a processor or processing unit is an electrical component that performs operations on an external data source, usually memory or some other data stream. It typically takes the form of a microprocessor, which can be implemented on a single or a few tightly integrated metal–oxide–semiconductor integrated circuit chips. In the past, processors were constructed using multiple individual vacuum tubes, multiple individual transistors, or multiple integrated circuits.
MCST is a Russian microprocessor company that was set up in 1992. Different types of processors made by MCST were used in personal computers, servers and computing systems. MCST develops microprocessors based on two different instruction set architecture (ISA): Elbrus and SPARC. MCST is a direct descendant of the Lebedev Institute of Precision Mechanics and Computer Engineering.
Monokub is a computer motherboard based on the Russian Elbrus 2000 computer architecture, which form the basis for the Monoblock PC office workstation.
Monoblock PC is a computer workstation based on the Elbrus 2000 architecture. It was developed in Russia as a joint effort between Kraftway and the Moscow Center of SPARC Technologies (MCST).
Mikron Group, headed by JSC Mikron, is the leading developer, manufacturer and exporter of microelectronics in Russia and the CIS. Its main manufacturing facilities are located in Zelenograd, Russia. Other production facilities of the group are located in St.Petersburg and Voronezh. Part of the Element conglomerate.
The MCST R2000, (e90), is a 64-bit microprocessor developed by Moscow Center of SPARC Technologies (MCST) and fabricated by TSMC.