The Vortex86 is a computing system-on-a-chip (SoC) based on a core compatible with the x86 microprocessor family. It is produced by DM&P Electronics, but originated with Rise Technology.
The Vortex86 is a computing system-on-a-chip (SoC) based on a core compatible with the x86 microprocessor family. It is produced by DM&P Electronics, but originated with Rise Technology.
Vortex86 previously belonged to SiS, which got the basic design from Rise Technology. [1] SiS sold it to DM&P Electronics [2] in Taiwan.
Before adopting the Vortex86 series, DM&P manufactured the ALi M6117D, which contains VM Technology VMT386SX+ derived x86 core, an Intel 386SX compatible, 25–40 MHz SoC. [3] [4]
 | This section possibly contains original research .(July 2012) |
Vortex86 CPUs implement the IA-32 architecture but which instructions are implemented varies depending on the model. Vortex86SX [5] and the early versions of Vortex86[ citation needed ] do not have a floating point unit (FPU). Any code that runs on i586 but does not use floating point instructions will run on these models. Any i586 code will run on Vortex86DX and later. Some Linux kernels (by build-time option) emulate the FPU on any CPU that is missing one, so a program that uses i586-level floating point instructions will work on any Vortex86 family CPU under such a kernel, albeit more slowly on a model with no FPU. The more advanced models have FPUs that have i686-level instructions, such as FUCOMI [ citation needed ].
Code intended for i686 may fail on some models because they lack a Conditional Move (CMOV) instruction. Compilers asked to optimize code for a more advanced CPU (for example the GNU Compiler with its -march=i686 option) generate code that uses CMOV. Linux systems intended to run on i686 are generally not compatible with these Vortex86 models because the GNU C Library, when built for i686, uses a CMOV instruction in its assembly language strcmp function, which its dynamic loader (ld.so) uses. Hence, no program that uses shared libraries can execute.
Below are the properties of a Vortex86 original CPU reported by the Linux kernel tool /proc/cpuinfo .
Note that this CPU is a later version with an FPU.
processor : 0 vendor_id : SiS SiS SiS cpu family : 5 model : 0 model name : 05/00 stepping : 5 cpu MHz : 199.978 fdiv_bug : no hlt_bug : no f00f_bug : no coma_bug : no fpu : yes fpu_exception : yes cpuid level : 1 wp : yes flags : fpu tsc cx8 mmx up bogomips : 399.95 clflush size : 32 cache_alignment : 32 address sizes : 32 bits physical, 32 bits virtual power management:
DM&P maintained an embedded Linux distribution customized to use the SoCs features. [6] Other operating systems may work depending on the SoC model, including various RTOS systems such as QNX and VxWorks, Linux distributions, [7] FreeBSD [8] or various versions of Microsoft Windows systems such as Windows Embedded Compact or Windows IoT. [9]
The ability to identify Vortex86 processors was added to Linux 5.16, [10] released in January 2022.
The Vortex86 (M6127D) is a rebadged SiS 551 system-on-chip (SoC). [11] The CPU core is derived from the Rise mP6, which has three integer and MMX pipelines and branch prediction. [12]
Introduced in February 2007, [13] the Vortex86SX is an x86-compatible System-on-chip (SoC) with built-in north and south bridge on a 0.13 micron process in a 27x27 mm 581-ball BGA package. [14] [15]
The CPU core is typically clocked at 300 MHz and is compatible with the 486SX instruction set. It has a six-stage pipeline with a direct-mapped write-through 16 KB Data + 16 KB Instruction L1 cache but, unlike the Vortex86, lacks L2 cache and an FPU. The memory controller allows 16-bit wide access to SDRAM up to 128 MB at 133 MHz and DDR2 up to 256 MB at 166 MHz.
The SoC includes
Unlike the original Vortex86, it does not integrate video or audio controllers.
Introduced in August 2008, [13] the Vortex86DX retains the same BGA package as the SX and is pin-compatible. [16] It is built on a 90 nm process. [17] [18]
The CPU core is clocked at 600 MHz to 1 GHz (2.02 W @ 800 MHz [19] ) and improves on the SX with a 4-way 16 KB Data + 16 KB Instruction L1 cache, adds a 4-way 256 KB L2 cache, in write-through or write-back mode, and an FPU. The memory controller drops the ability to use SDRAM but increases the amount and speed of DDR2 memory it can drive to 1 GB and 333 MHz.
The SoC adds the ability to function as a USB 1.1 client on 1 port and increases the embedded flash capacity to 2 MB.
The PDX-600 is a version of the Vortex86DX that differs only in the number of RS-232 ports (three instead of five) and has no I²C and servo controllers, thus targeting more the embedded than the industrial market. Netbooks similar to the Belco 450R use this chip. [20]
The Vortex86MX uses a larger 31x31 mm 720-ball BGA package, still on a 90 nm process. [21] The CPU core improves on the DX by adding branch prediction, cache-access optimisation [22] and MMX instructions. [23] [24] [25] The memory controller can drive up to 1 GB of DDR2 memory at 400 MHz.
The SoC drops ISA bus attachment but adds a VGA-compatible 2D GPU, with separate DDR2 memory, and a HD Audio controller. It has only three FIFO UART ports at up to 460.8 kbit/s.
The consumer grade version is known as the PMX-1000. [26] Current models of the Gecko Edubook use the Xcore86, a rebadge of the Vortex86MX. [26]
Introduced in June 2010, the Vortex86MX+ retains the same BGA package and CPU core as the MX. [27] The memory controller allows wider 32-bit access to DDR2 up to 1 GB, still at 400 MHz. The integrated GPU switches to UMA, removing the requirement for separate video memory. The three FIFO UART ports can operate at data rates up to 115.2 kbit/s.
Introduced in May 2012, the Vortex86DX2 retains the same BGA package, CPU core, and GPU as the MX+. The memory controller allows 32-bit access to DDR2 up to 2 GB at 400 MHz. [28]
The SoC drops conventional PCI capability and adds
Vortex86EX has a 32 KB write through 2-way L1 cache, 128 KB write through/write back 2-way L2 cache, PCI-e bus interface, 300 MHz DDR3, ROM controller, IPC (Internal Peripheral Controllers with DMA and interrupt timer/counter included), Fast Ethernet, FIFO UART, USB2.0 Host and ATA controller.
The package is a single 288-pin TFBGA-package.
Vortex86DX3 has a 1.0 GHz dual-core i686-compatible CPU. [29] [30] It has an eight-way 32K I-Cache, an eight-way 32K D-Cache, a four-way 512 KB L2 cache with a write-through or write-back policy, ability to use up to 2 GB of DDR3 RAM, a PCI-e bus interface, 100 Mbit/s Ethernet, FIFO UART, a USB 2.0 host, integrated GPU, an ATA controller at Primary Channel, and a SATA 1.5 Gbit/s controller (one port) at Secondary Channel.
The package is a single 720-pin BGA-package. [31]
Vortex86EX2 has two asymmetrical CPU cores (one master and one slave). [32] The master core runs at 600 MHz, has 16K I-Cache, 16K D-Cache, and four-way 128 KB L2 cache with a write-through or write-back policy. The slave core operates at 400 MHz and also has 16 KB I-Cache, 16 KB D-Cache, but has no L2 cache. Both have a built-in FPU, as well as the MMX, cmpxchg8b and cmov instructions, but only the master core has SSE, SSE2, SSE3, SSSE3 and NX support [33] . Maximum DDR3 RAM capacity is 2 GB. It can also use ECC memory. It is produced using the 65 nm manufacturing process [34] and uses the 19x19 mm LFBGA-441 package.
The Pentium II is a brand of sixth-generation Intel x86 microprocessors based on the P6 microarchitecture, introduced on May 7, 1997. It combined the P6 microarchitecture seen on the Pentium Pro with the MMX instruction set of the Pentium MMX.
The Pentium Pro is a sixth-generation x86 microprocessor developed and manufactured by Intel and introduced on November 1, 1995. It introduced the P6 microarchitecture and was originally intended to replace the original Pentium in a full range of applications. Later, it was reduced to a more narrow role as a server and high-end desktop processor. The Pentium Pro was also used in supercomputers, most notably ASCI Red, which used two Pentium Pro CPUs on each computing node and was the first computer to reach over one teraFLOPS in 1996, holding the number one spot in the TOP500 list from 1997 to 2000.
Opteron is AMD's x86 former server and workstation processor line, and was the first processor which supported the AMD64 instruction set architecture. It was released on April 22, 2003, with the SledgeHammer core (K8) and was intended to compete in the server and workstation markets, particularly in the same segment as the Intel Xeon processor. Processors based on the AMD K10 microarchitecture were announced on September 10, 2007, featuring a new quad-core configuration. The last released Opteron CPUs are the Piledriver-based Opteron 4300 and 6300 series processors, codenamed "Seoul" and "Abu Dhabi" respectively.
The Transmeta Crusoe is a family of x86-compatible microprocessors developed by Transmeta and introduced in 2000.
The Athlon 64 is a ninth-generation, AMD64-architecture microprocessor produced by Advanced Micro Devices (AMD), released on September 23, 2003. It is the third processor to bear the name Athlon, and the immediate successor to the Athlon XP. The Athlon 64 was the second processor to implement the AMD64 architecture and the first 64-bit processor targeted at the average consumer. Variants of the Athlon 64 have been produced for Socket 754, Socket 939, Socket 940, and Socket AM2. It was AMD's primary consumer CPU, and primarily competed with Intel's Pentium 4, especially the Prescott and Cedar Mill core revisions.
The VIA C3 is a family of x86 central processing units for personal computers designed by Centaur Technology and sold by VIA Technologies. The different CPU cores are built following the design methodology of Centaur Technology.
Intel's i960 was a RISC-based microprocessor design that became popular during the early 1990s as an embedded microcontroller. It became a best-selling CPU in that segment, along with the competing AMD 29000. In spite of its success, Intel stopped marketing the i960 in the late 1990s, as a result of a settlement with DEC whereby Intel received the rights to produce the StrongARM CPU. The processor continues to be used for a few military applications.
Sempron has been the marketing name used by AMD for several different budget desktop CPUs, using several different technologies and CPU socket formats. The Sempron replaced the AMD Duron processor and competed against Intel's Celeron series of processors. AMD coined the name from the Latin semper, which means "always", to suggest the Sempron is suitable for "daily use, practical, and part of everyday life". The last Semprons were launched in April 2014. The brand was retired with the launch of the AMD A-Series APUs.
Geode is a series of x86-compatible system-on-a-chip (SoC) microprocessors and I/O companions produced by AMD that was targeted at the embedded computing market.
SPARC64 is a microprocessor developed by HAL Computer Systems and fabricated by Fujitsu. It implements the SPARC V9 instruction set architecture (ISA), the first microprocessor to do so. SPARC64 was HAL's first microprocessor and was the first in the SPARC64 brand. It operates at 101 and 118 MHz. The SPARC64 was used exclusively by Fujitsu in their systems; the first systems, the Fujitsu HALstation Model 330 and Model 350 workstations, were formally announced in September 1995 and were introduced in October 1995, two years late. It was succeeded by the SPARC64 II in 1996.
The PowerPC 400 family is a line of 32-bit embedded RISC processor cores based on the PowerPC or Power ISA instruction set architectures. The cores are designed to fit inside specialized applications ranging from system-on-a-chip (SoC) microcontrollers, network appliances, application-specific integrated circuits (ASICs) and field-programmable gate arrays (FPGAs) to set-top boxes, storage devices and supercomputers.
The P6 microarchitecture is the sixth-generation Intel x86 microarchitecture, implemented by the Pentium Pro microprocessor that was introduced in November 1995. It is frequently referred to as i686. It was planned to be succeeded by the NetBurst microarchitecture used by the Pentium 4 in 2000, but was revived for the Pentium M line of microprocessors. The successor to the Pentium M variant of the P6 microarchitecture is the Core microarchitecture which in turn is also derived from P6.
The AMD Family 10h, or K10, is a microprocessor microarchitecture by AMD based on the K8 microarchitecture. The first third-generation Opteron products for servers were launched on September 10, 2007, with the Phenom processors for desktops following and launching on November 11, 2007 as the immediate successors to the K8 series of processors.
The MediaGX CPU is an x86-compatible processor that was designed by Cyrix and manufactured by National Semiconductor following the two companies' merger. It was introduced in 1997. The core is based on the integration of the Cyrix Cx5x86 CPU core with hardware to process video and audio output. Following the buyout of Cyrix by National Semiconductor and the sale of the Cyrix name and trademarks to VIA Technologies, the core was developed by National Semiconductor into the Geode line of processors, which was subsequently sold to Advanced Micro Devices.
The PowerPC e600 is a family of 32-bit PowerPC microprocessor cores developed by Freescale for primary use in high performance system-on-a-chip (SoC) designs with speed ranging over 2 GHz, thus making them ideal for high performance routing and telecommunications applications. The e600 is the continuation of the PowerPC 74xx design.
AMD Turion is the brand name AMD applies to its x86-64 low-power consumption mobile processors codenamed K8L. The Turion 64 and Turion 64 X2/Ultra processors compete with Intel's mobile processors, initially the Pentium M and the Intel Core and Intel Core 2 processors.
Tolapai is the code name of Intel's embedded system on a chip (SoC) which combines a Pentium M (Dothan) processor core, DDR2 memory controllers and input/output (I/O) controllers, and a QuickAssist integrated accelerator unit for security functions.
The KOMDIV-64 is a family of 64-bit microprocessors developed by the Scientific Research Institute of System Development (NIISI) of the Russian Academy of Sciences and manufactured by TSMC, UMC, GlobalFoundries, and X-Fab. The KOMDIV-64 processors are primarily intended for industrial and high-performance computing applications.