Dennard scaling

Last updated

In semiconductor electronics, Dennard scaling, also known as MOSFET scaling, is a scaling law which states roughly that, as transistors get smaller, their power density stays constant, so that the power use stays in proportion with area; both voltage and current scale (downward) with length. [1] [2] The law, originally formulated for MOSFETs, is based on a 1974 paper co-authored by Robert H. Dennard, after whom it is named. [3]

Contents

Derivation

Dennard's model of MOSFET scaling implies that, with every technology generation:

  1. Transistor dimensions could be scaled by −30% (0.7×). This has the following effects simultaneously:
  2. Power consumption of an individual transistor decreases by 51%, because active power is CV2f. [4]
  3. As a result, power consumption per unit area remains the same for every technology generation. Alternatively, with every generation the number of transistors in a chip can be doubled with no change in power consumption.

Relation with Moore's law and computing performance

Moore's law says that the number of transistors doubles approximately every two years. Combined with Dennard scaling, this means that performance per joule grows even faster, doubling about every 18 months (1.5 years). This trend is sometimes referred to as Koomey's law. The rate of doubling was originally suggested by Koomey to be 1.57 years, [5] but more recent estimates suggest this is slowing. [6]

Breakdown of Dennard scaling around 2006

The dynamic (switching) power consumption of CMOS circuits is proportional to frequency. [7] Historically, the transistor power reduction afforded by Dennard scaling allowed manufacturers to drastically raise clock frequencies from one generation to the next without significantly increasing overall circuit power consumption.

Since around 2005–2007 Dennard scaling appears to have broken down. As of 2016, transistor counts in integrated circuits are still growing, but the resulting improvements in performance are more gradual than the speed-ups resulting from significant frequency increases. [1] [8] The primary reason cited for the breakdown is that at small sizes, current leakage poses greater challenges and also causes the chip to heat up, which creates a threat of thermal runaway and therefore further increases energy costs. [1] [8]

The breakdown of Dennard scaling and resulting inability to increase clock frequencies significantly has caused most CPU manufacturers to focus on multicore processors as an alternative way to improve performance. An increased core count benefits many (though by no means all – see Amdahl's law) workloads, but the increase in active switching elements from having multiple cores still results in increased overall power consumption and thus worsens CPU power dissipation issues. [9] [10] The end result is that only some fraction of an integrated circuit can actually be active at any given point in time without violating power constraints. The remaining (inactive) area is referred to as dark silicon.

Related Research Articles

<span class="mw-page-title-main">Moore's law</span> Observation on the growth of integrated circuit capacity

Moore's law is the observation that the number of transistors in an integrated circuit (IC) doubles about every two years. Moore's law is an observation and projection of a historical trend. Rather than a law of physics, it is an empirical relationship linked to gains from experience in production.

<span class="mw-page-title-main">MOSFET</span> Type of field-effect transistor

The metal–oxide–semiconductor field-effect transistor is a type of field-effect transistor (FET), most commonly fabricated by the controlled oxidation of silicon. It has an insulated gate, the voltage of which determines the conductivity of the device. This ability to change conductivity with the amount of applied voltage can be used for amplifying or switching electronic signals. The term metal–insulator–semiconductor field-effect transistor (MISFET) is almost synonymous with MOSFET. Another near-synonym is insulated-gate field-effect transistor (IGFET).

<span class="mw-page-title-main">CMOS</span> Technology for constructing integrated circuits

Complementary metal–oxide–semiconductor is a type of metal–oxide–semiconductor field-effect transistor (MOSFET) fabrication process that uses complementary and symmetrical pairs of p-type and n-type MOSFETs for logic functions. CMOS technology is used for constructing integrated circuit (IC) chips, including microprocessors, microcontrollers, memory chips, and other digital logic circuits. CMOS technology is also used for analog circuits such as image sensors, data converters, RF circuits, and highly integrated transceivers for many types of communication.

<span class="mw-page-title-main">Processor power dissipation</span> Production of waste heat by computer processors

Processor power dissipation or processing unit power dissipation is the process in which computer processors consume electrical energy, and dissipate this energy in the form of heat due to the resistance in the electronic circuits.

In computer engineering, a logic family is one of two related concepts:

The CPU core voltage (VCORE) is the power supply voltage supplied to the processing cores of CPU, GPU, or any other device with a processing core. The amount of power a CPU uses, and thus the amount of heat it dissipates, is the product of this voltage and the current it draws. In modern CPUs, which are CMOS circuits, the current is almost proportional to the clock speed, the CPU drawing almost no current between clock cycles.

<span class="mw-page-title-main">Power MOSFET</span> MOSFET that can handle significant power levels

A power MOSFET is a specific type of metal–oxide–semiconductor field-effect transistor (MOSFET) designed to handle significant power levels. Compared to the other power semiconductor devices, such as an insulated-gate bipolar transistor (IGBT) or a thyristor, its main advantages are high switching speed and good efficiency at low voltages. It shares with the IGBT an isolated gate that makes it easy to drive. They can be subject to low gain, sometimes to a degree that the gate voltage needs to be higher than the voltage under control.

<span class="mw-page-title-main">Depletion-load NMOS logic</span> Form of digital logic family in integrated circuits

In integrated circuits, depletion-load NMOS is a form of digital logic family that uses only a single power supply voltage, unlike earlier NMOS logic families that needed more than one different power supply voltage. Although manufacturing these integrated circuits required additional processing steps, improved switching speed and the elimination of the extra power supply made this logic family the preferred choice for many microprocessors and other logic elements.

Power optimization is the use of electronic design automation tools to optimize (reduce) the power consumption of a digital design, such as that of an integrated circuit, while preserving the functionality.

<span class="mw-page-title-main">Semiconductor device modeling</span> Modeling semiconductor behavior

Semiconductor device modeling creates models for the behavior of the electrical devices based on fundamental physics, such as the doping profiles of the devices. It may also include the creation of compact models, which try to capture the electrical behavior of such devices but do not generally derive them from the underlying physics. Normally it starts from the output of a semiconductor process simulation.

<span class="mw-page-title-main">Distributed amplifier</span>

Distributed amplifiers are circuit designs that incorporate transmission line theory into traditional amplifier design to obtain a larger gain-bandwidth product than is realizable by conventional circuits.

In computer architecture, frequency scaling is the technique of increasing a processor's frequency so as to enhance the performance of the system containing the processor in question. Frequency ramping was the dominant force in commodity processor performance increases from the mid-1980s until roughly the end of 2004.

The 1 μm process is a level of MOSFET semiconductor process technology that was commercialized around the 1984–1986 timeframe, by leading semiconductor companies like NTT, NEC, Intel and IBM. It was the first process where CMOS was common.

<span class="mw-page-title-main">PMOS logic</span> Family of digital circuits

PMOS or pMOS logic is a family of digital circuits based on p-channel, enhancement mode metal–oxide–semiconductor field-effect transistors (MOSFETs). In the late 1960s and early 1970s, PMOS logic was the dominant semiconductor technology for large-scale integrated circuits before being superseded by NMOS and CMOS devices.

Edholm's law, proposed by and named after Phil Edholm, refers to the observation that the three categories of telecommunication, namely wireless (mobile), nomadic and wired networks (fixed), are in lockstep and gradually converging. Edholm's law also holds that data rates for these telecommunications categories increase on similar exponential curves, with the slower rates trailing the faster ones by a predictable time lag. Edholm's law predicts that the bandwidth and data rates double every 18 months, which has proven to be true since the 1970s. The trend is evident in the cases of Internet, cellular (mobile), wireless LAN and wireless personal area networks.

In computer architecture, dynamic voltage scaling is a power management technique in which the voltage used in a component is increased or decreased, depending upon circumstances. Dynamic voltage scaling to increase voltage is known as overvolting; dynamic voltage scaling to decrease voltage is known as undervolting. Undervolting is done in order to conserve power, particularly in laptops and other mobile devices, where energy comes from a battery and thus is limited, or in rare cases, to increase reliability. Overvolting is done in order to support higher frequencies for performance.

Low-power electronics are electronics, such as notebook processors, that have been designed to use less electrical power than usual, often at some expense. In the case of notebook processors, this expense is processing power; notebook processors usually consume less power than their desktop counterparts, at the expense of lower processing power.

<span class="mw-page-title-main">Beyond CMOS</span> Possible future digital logic technologies

Beyond CMOS refers to the possible future digital logic technologies beyond the scaling limits of CMOS technology. which limits device density and speeds due to heating effects.

In electronics, gate capacitance is the capacitance of the gate terminal of a field-effect transistor (FET). It can be expressed as the absolute capacitance of the gate of a transistor, or as the capacitance per unit area of an integrated circuit technology, or as the capacitance per unit width of minimum-length transistors in a technology.

References

  1. 1 2 3 McMenamin, Adrian (April 15, 2013). "The end of Dennard scaling" . Retrieved January 23, 2014.
  2. ↑ Streetman, Ben G.; Banerjee, Sanjay Kumar (2016). Solid state electronic devices. Boston: Pearson. p. 341. ISBN   978-1-292-06055-2. OCLC   908999844.
  3. ↑ Dennard, Robert H.; Gaensslen, Fritz H.; Yu, Hwa-Nien; Rideout, V. Leo; Bassous, Ernest; LeBlanc, Andre R. (October 1974). "Design of ion-implanted MOSFET's with very small physical dimensions". IEEE Journal of Solid-State Circuits. SC-9 (5): 256–268. Bibcode:1974IJSSC...9..256D. doi:10.1109/JSSC.1974.1050511. S2CID   283984.
    Dennard, Robert H.; Gaensslen, Fritz H.; Yu, Hwa-Nien; Rideout, V. Leo; Bassous, Ernest; LeBlanc, Andre R. (April 1999). "Classic Paper: Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions". Proceedings of the IEEE. 87 (4): 668–678. CiteSeerX   10.1.1.334.2417 . doi:10.1109/JPROC.1999.752522. S2CID   62193402.
  4. ↑ Borkar, Shekhar; Chien, Andrew A. (May 2011). "The Future of Microprocessors". Communications of the ACM. 54 (5): 67. doi: 10.1145/1941487.1941507 .
  5. ↑ Greene, Katie (September 12, 2011). "A New and Improved Moore's Law: Under "Koomey's law," it's efficiency, not power, that doubles every year and a half". Technology Review . Retrieved January 23, 2014.
  6. ↑ Koomey PhD, Jonathan G (2016-11-29). "Our latest on energy efficiency of computing over time, now out in Electronic Design". koomey.com. Retrieved 2021-01-15.
  7. ↑ "CMOS Power Consumption and CPD Calculation" (PDF). Texas Instruments. June 1997. Retrieved March 9, 2016.
  8. 1 2 Bohr, Mark (January 2007). "A 30 Year Retrospective on Dennard's MOSFET Scaling Paper" (PDF). Solid-State Circuits Society. Retrieved January 23, 2014.
  9. ↑ Esmaeilzadeh, Hadi; Blem, Emily; St. Amant, Renee; Sankaralingam, Karthikeyan; Burger, Doug (2011). "Dark silicon and the end of multicore scaling". 2011 38th Annual International Symposium on Computer Architecture (ISCA). IEEE. pp. 365–376. CiteSeerX   10.1.1.222.8988 . doi:10.1145/2000064.2000108. ISBN   978-1-4503-0472-6. S2CID   207188742.
  10. ↑ Hruska, Joel (February 1, 2012). "The death of CPU scaling: From one core to many – and why we're still stuck". ExtremeTech . Retrieved January 23, 2014.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.