IBM 308X

Last updated
IBM 308X
IBM logo.svg
IBM 3081 (1).jpg
IBM 3081
ManufacturerInternational Business Machines Corporation (IBM)
Product familyIBM 3081
IBM 3083
IBM 3084
Release date1980 for the 3081; 1982 for the 3083 & 3084
DiscontinuedAugust 4, 1987 (all 308X)

The IBM 308X is a line of mainframe computers, of which the first model, the Model 3081 Processor Complex, was introduced November 12, 1980. [1] [NB 1] It consisted of a 3081 Processor Unit with supporting units.

Contents

Later models in the series were the 3083 [2] and the 3084. [3] The 3083 was announced March 31 and the 3084 on September 3, both in 1982.

The IBM 308X line introduced the System/370 Extended Architecture [4] (S/370-XA) required by the new MVS/SP V2 [5] and the Start Interpretive Execution [6] (SIE) instruction used by the new Virtual Machine/eXtended Architecture Migration Aid [7] (VM/XA MA).

All three 308X systems, which IBM had marketed as "System/370-Compatibles," [8] were withdrawn August 4, 1987.

IBM 3081

The initial 3081 offered, the 3081D, was a 5 MIPS machine. The next offering, the 3081K, was a 7 MIPS machine. Last came the 3081G, again a 5 MIPS machine.

The 3081D was announced Nov 12, 1980; the 3081K came nearly a year later; the 3081G was introduced September 3, 1982 as part of the initial 3084 announcement. [3] The 3081G was replacing the 3081D models.

"The IBM 3081 Processor Complex offers flexible growth steps in the 308X family of processors, between the 3083 Model Groups C, E, B and J over 3081G and 3081K to the 3084." [9]

The 3081 was "two processors in a single box ... it was not possible to partition it and run it as two independent machines." [10]

The dyadic concept offers "under the cover" dual processors.

All models of 3081 and 3083 had the same size, components and footprint; the CPU itself (3081 or 3083), the service processor that also contained the channels (3082), and the water pump/coolant unit (3087).

The 308X Processor Complex was using 400 Hz power, this could be supplied by either an optional motor/generator unit (3089), or it could be supplied by an external power source.

3081 as successor to 3033

Some key technological features of the 3081, compared to the previous most powerful processor, the 3033, were the following:

Both central processors have access to channels (as many as 24), and main memory (up to 32 megabytes [NB 2] ). [11] : pages 3, 4 

The elimination of a layer of packaging was achieved through the development of the Thermal Conduction Module (TCM), a flat ceramic module containing about 30,000 logic circuits on up to 118 chips. The TTL chips (which were not compatible with the TTL chips sold on the open market by many manufacturers) were joined face-down (sometimes called "flip chip") to the TCM with an array of 11 × 11 solder pads. The TCM contains 33 metalized layers which distribute signals and power. "A module is connected to the next level of packaging through 1800 pins (1200 are available for signals, 500 pins are available for power, and 100 pins are spare)." (p. 7) The module is fitted with a helium-filled metal cap, which contains one piston per chip; the piston presses against the back of each chip to provide a heat conduction path from the chip to the cap. A water-cooled cold plate is attached to the cap; the water temperature is approximately 24 °C. This arrangement provides cooling of the module heat flux on the order of 105 watts per square meter, which is about a tenfold increase over the 3033 processor. [11] : pp.4–8 

The internal code name of the 3081 was Adirondack. [12]

IBM 3083

The IBM 3083 was described by an IBMer as "never intended to be built," [10] adding that the 308X was to only be the 3081 and 3084, and that the 3083 was aimed at "the ACP/TPF market" which wanted a "fast... uniprocessor." [10]

Of the various 3083 models listed by IBM in their announcement, the CX has the slowest instruction execution rate. [2]
Next in speed are the E and EX, followed by B and BX. The J and JX are the fastest 3083s.

IBM's information sheet says:

Collectively, the fastest is 2.667 times the performance of the slowest. [NB 3]

IBM 3084

Announced September 3, 1982 and withdrawn August 4, 1987. [3] It could be configured with 32, 48 or 64 million bytes of main memory. Later on the 3084X could have up to 128 MB of storage. The 3084 was a 14 MIPS machine.

"The 3084 was two 3081 tied together to make a 4-way SMP." [3] [10] ("that can operate .. as two independent" dual-processors)( [NB 4]

While all 3081/3083 shared the same physical footprint, the 3084 system doubled this setup, the CPU was double in length, two 3082, and two 3087 was used. For systems using the optional 3089, two units were required.

The 3084 could run in two different modes. When running in PP-mode (Partial Processing), it was configured as two independent systems. The other mode was called SI-mode (Single Image), then all four processors were running as one system.

See also

Notes

  1. ↑ IBM used a capital X when referring to 308X, as did others needing an official reference; see the Congressional Record reference.
  2. ↑ 32×220 bytes
  3. ↑ range of relative performance = 2.0 / 0.75
  4. ↑ 3081 + 3081 with same serial number, but two on/off switches. In IBM's words: "four central processing units that can operate as a tightly coupled multiprocessor or as two independent "dyadic" configurations" - IBM didn't announce it as a Quad, just two Dyadics (twins)."

Related Research Articles

<span class="mw-page-title-main">Central processing unit</span> Central computer component which executes instructions

A central processing unit (CPU), also called a central processor, main processor, or just processor, is the most important processor in a given computer. Its electronic circuitry executes instructions of a computer program, such as arithmetic, logic, controlling, and input/output (I/O) operations. This role contrasts with that of external components, such as main memory and I/O circuitry, and specialized coprocessors such as graphics processing units (GPUs).

In processor design, microcode serves as an intermediary layer situated between the central processing unit (CPU) hardware and the programmer-visible instruction set architecture of a computer, also known as its machine code. It consists of a set of hardware-level instructions that implement the higher-level machine code instructions or control internal finite-state machine sequencing in many digital processing components. While microcode is utilized in Intel and AMD general-purpose CPUs in contemporary desktops and laptops, it functions only as a fallback path for scenarios that the faster hardwired control unit is unable to manage.

In computer science, an instruction set architecture (ISA) is an abstract model that generally defines how software controls the CPU in a computer or a family of computers. A device or program that executes instructions described by that ISA, such as a central processing unit (CPU), is called an implementation of that ISA.

<span class="mw-page-title-main">IBM System/370</span> Family of mainframe computers 1970–1990

The IBM System/370 (S/370) is a range of IBM mainframe computers announced as the successors to the System/360 family on June 30, 1970. The series mostly maintains backward compatibility with the S/360, allowing an easy migration path for customers; this, plus improved performance, were the dominant themes of the product announcement.

The 801 was an experimental central processing unit (CPU) design developed by IBM during the 1970s. It is considered to be the first modern RISC design, relying on processor registers for all computations and eliminating the many variant addressing modes found in CISC designs. Originally developed as the processor for a telephone switch, it was later used as the basis for a minicomputer and a number of products for their mainframe line. The initial design was a 24-bit processor; that was soon replaced by 32-bit implementations of the same concepts and the original 24-bit 801 was used only into the early 1980s.

Simultaneous multithreading (SMT) is a technique for improving the overall efficiency of superscalar CPUs with hardware multithreading. SMT permits multiple independent threads of execution to better use the resources provided by modern processor architectures.

<span class="mw-page-title-main">PowerPC 970</span> 64-bit processor

The PowerPC 970, PowerPC 970FX, and PowerPC 970MP are 64-bit PowerPC CPUs from IBM introduced in 2002. Apple branded the 970 as PowerPC G5 for its Power Mac G5.

<span class="mw-page-title-main">Memory address</span> Reference to a specific memory location

In computing, a memory address is a reference to a specific memory location used at various levels by software and hardware. Memory addresses are fixed-length sequences of digits conventionally displayed and manipulated as unsigned integers. Such numerical semantic bases itself upon features of CPU, as well upon use of the memory like an array endorsed by various programming languages.

JTAG is an industry standard for verifying designs of and testing printed circuit boards after manufacture.

In computer architecture, 26-bit integers, memory addresses, or other data units are those that are 26 bits wide, and thus can represent unsigned values up to 67,108,863. Two examples of computer processors that featured 26-bit memory addressing are certain second generation IBM System/370 mainframe computer models introduced in 1981, which had 26-bit physical addresses but had only the same 24-bit virtual addresses as earlier models, and the first generations of ARM processors.

Since the rise of the personal computer in the 1980s, IBM and other vendors have created PC-based IBM mainframe-compatible systems which are compatible with the larger IBM mainframe computers. For a period of time PC-based mainframe-compatible systems had a lower price and did not require as much electricity or floor space. However, they sacrificed performance and were not as dependable as mainframe-class hardware. These products have been popular with mainframe developers, in education and training settings, for very small companies with non-critical processing, and in certain disaster relief roles.

A control register is a processor register that changes or controls the general behavior of a CPU or other digital device. Common tasks performed by control registers include interrupt control, switching the addressing mode, paging control, and coprocessor control.

<span class="mw-page-title-main">History of general-purpose CPUs</span>

The history of general-purpose CPUs is a continuation of the earlier history of computing hardware.

The zEC12 microprocessor is a chip made by IBM for their zEnterprise EC12 and zEnterprise BC12 mainframe computers, announced on August 28, 2012. It is manufactured at the East Fishkill, New York fabrication plant. The processor began shipping in the fall of 2012. IBM stated that it was the world's fastest microprocessor and is about 25% faster than its predecessor the z196.

The IBM 3090 family is a family of mainframe computers that was a high-end successor to the IBM System/370 series, and thus indirectly the successor to the IBM System/360 launched 25 years earlier.

<span class="mw-page-title-main">IBM 303X</span>

The IBM 303X is a discontinued line of mainframe computers, the first model of which, the IBM 3033 Processor, nicknamed "The Big One", was introduced March 25, 1977.

<span class="mw-page-title-main">IBM System/390</span> Line of mainframe computers

The IBM System/390 is a discontinued mainframe product family implementing ESA/390, the fifth generation of the System/360 instruction set architecture. The first computers to use the ESA/390 were the Enterprise System/9000 (ES/9000) family, which were introduced in 1990. These were followed by the 9672, Multiprise, and Integrated Server families of System/390 in 1994–1999, using CMOS microprocessors. The ESA/390 succeeded ESA/370, used in the Enhanced 3090 and 4381 "E" models, and the System/370 architecture last used in the IBM 9370 low-end mainframe. ESA/390 was succeeded by the 64-bit z/Architecture in 2000.

Since 1985, many processors implementing some version of the MIPS architecture have been designed and used widely.

<span class="mw-page-title-main">Power10</span> 2020 family of multi-core microprocessors by IBM

Power10 is a superscalar, multithreading, multi-core microprocessor family, based on the open source Power ISA, and announced in August 2020 at the Hot Chips conference; systems with Power10 CPUs. Generally available from September 2021 in the IBM Power10 Enterprise E1080 server.

IBM Enterprise Systems Architecture is an instruction set architecture introduced by IBM as ESA/370 in 1988. It is based on the IBM System/370-XA architecture.

References

  1. ↑ "3081 Processor Complex". IBM Archives. IBM. 23 January 2003. Archived from the original on December 26, 2004.
  2. 1 2 "3083 Processor Complex". IBM Archives. IBM. 23 January 2003. Archived from the original on March 11, 2005.
  3. 1 2 3 4 "3084 Processor Complex". IBM Archives. IBM. 23 January 2003. Archived from the original on December 15, 2004.
  4. ↑ IBM System/370 Extended Architecture Principles of Operation (PDF) (Second ed.). IBM. January 1987. SA22-7085-1. Retrieved October 27, 2022.
  5. ↑ "IBM Large Systems Announcement Overview". IBM (Announcement letter). October 21, 1981. LTR ENUS283-042. Archived from the original on 2023-06-02. Retrieved November 17, 2022.
  6. ↑ IBM System/370 Extended Architecture Interpretive Execution (PDF) (First ed.). IBM. January 1984. SA22-7095-0. Retrieved October 27, 2022.
  7. ↑ "Virtual Machine/eXtended Architecture Migration Aid". IBM (Announcement letter). October 21, 1981. ZP81-0811. Retrieved October 27, 2022.
  8. ↑ "IBM Archives: System/370-Compatibles Dates and characteristics". 23 January 2003. Archived from the original on January 16, 2005.
  9. ↑ IBM (1982). "3081 Processor Complex". IBM (marketing brochure). Archived from the original on December 26, 2004. Retrieved September 18, 2008.
  10. 1 2 3 4 Anne & Lynn Wheeler. "IBM 9020 computers used by FAA (was Re: EPO stories (was: HELP IT'S HOT!!!!!))". Newsgroup:  alt.folklore.computers.
  11. 1 2 3 4 Pittler, M. S.; Powers, D. M.; Schnabel, D. L. (1982). "System Development and Technology Aspects of the IBM 3081 Processor Complex". IBM Journal of Research and Development. 26 (1): 2–11. doi:10.1147/rd.261.0002.
  12. ↑ "Congressional Record". FAS. July 12, 1989. p. H3666. Retrieved September 18, 2008.

Further reading

Photos

This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.