NCUBE

Last updated

nCUBE was a series of parallel computing computers from the company of the same name. Early generations of the hardware used a custom microprocessor. With its final generations of servers, nCUBE no longer designed custom microprocessors for machines, but used server-class chips manufactured by a third party in massively parallel hardware deployments, primarily for the purposes of on-demand video.

Contents

Company history

nCUBE
Industry Parallel computing, video on demand
Founded1983;42 years ago (1983)
Headquarters
Beaverton, Oregon
,
United States
Key people
 Larry Ellison
Parent Arris Group

Founding and early growth

nCUBE was founded in 1983 in Beaverton, Oregon, by a group of Intel employees (Steve Colley, Bill Richardson, John Palmer, Doran Wilde, Dave Jurasek) frustrated by Intel's reluctance to enter the parallel computing market, though Intel released its iPSC/1 in the same year as the first nCUBE was released. In December 1985, the first generation of nCUBE's hypercube machines were released. The second generation (N2) was launched in June 1989. The third generation (N3) was released in 1995. The fourth generation (N4) was released in 1999.

In 1988, Larry Ellison invested heavily in nCUBE and became the company's majority shareholder. The company's headquarters were relocated to Foster City, California, to be closer to the Oracle Corporation. In 1994, Ronald Dilbeck became CEO and set nCUBE on a fast track to an initial public offering.[ citation needed ]

Pivot to video

In 1996, Ellison downsized nCUBE. Dilbeck left and Ellison took over as acting CEO, redirecting the company to become Oracle's Network Computer division. [1] After the network computer diversion, nCUBE resumed development on video servers. nCUBE deployed its first VOD video server in Dubai's Burj al-Arab hotel.[ citation needed ]

In 1999, nCUBE announced it was acquiring SkyConnect, a seven-year-old software company based in Louisville, Colorado, which developed digital advertising and VOD software for cable television. [2] In the 1990s, nCUBE shifted its focus from the parallel computing market and, by 1999, had identified itself as a video on demand (VOD) solutions provider, shipping over 100 VOD systems delivering 17,000 streams and establishing a relationship with Microsoft TV. [3] The company was once again on IPO fast-track, only to be halted again after the bursting of dot-com bubble.

Lawsuits and dot-com aftermath

In 2000, SeaChange International filed a patent infringement suit against nCUBE, alleging its nCUBE MediaCube-4 product infringed on a SeaChange patent. A jury upheld the validity of SeaChange's patent and awarded damages. The U.S. Court of Appeals for the Federal Circuit subsequently overturned the ruling on June 29, 2005. A separate lawsuit against SeaChange was filed by nCUBE in 2001 after it acquired the patents from Oracle's interactive television division. nCUBE claimed that SeaChange's video server offering violated its VOD patent on delivery to set-top boxes. [4] nCUBE won the lawsuit and was awarded over $2 million in damages. [5] SeaChange appealed, but the decision was upheld in 2004. [6]

On the business front, the dot-com bubble burst and ensuing recession as well as lawsuits meant that nCUBE was not doing well. In April 2001 nCUBE laid off 17% of its workforce and began closing offices (Foster City in 2002 and Louisville in 2003) to downsize and consolidate the company around its Beaverton manufacturing office. [7] Also in 2002, Ellison stepped down and named former SkyConnect CEO Michael J. Pohl as CEO. [8]

Acquired

In January 2005, nCUBE was acquired by C-COR for approximately $89.5 million, with an SEC filing for the purchase in October 2004. [9] [10]

In December 2007, C-COR was acquired by ARRIS.

Computer models

nCUBE 10

One of the first nCUBE machines to be released was the nCUBE 10 of late 1985. It was originally called NCUBE/ten but the name morphed over time. These were based on a set of custom chips, where each compute node had a processor chip with 32-bit ALU, a 64-bit IEEE 754 FPU, special communication instructions, and 128 KB of RAM. A node delivered 2 MIPS, 500 kiloFLOPS (32-bit single precision), or 300 kiloFLOPS (64-bit double precision). There were 64 nodes per board. The host board, based on an Intel 80286, ran Axis, a custom Unix-like operating system, and each compute node ran a 4 KB kernel, Vertex. [11]

nCUBE 10 referred to the machine's ability to build an order-ten hypercube, supporting 1,024 CPUs in a single machine. Some of the modules would be used strictly for input/output, which included the nChannel storage control card, frame buffers, and the InterSystem card that allowed nCUBEs to be attached to each other. At least one host board needed to be installed, acting as the terminal driver. It could also partition the machine into "sub-cubes" and allocate them separately to different users.

nCUBE 2

Die of nCUBE 2 processor NCUBE nCUBE-2 die.JPG
Die of nCUBE 2 processor

For the second series the naming was changed, and they created the single-chip nCUBE 2 processor. This was otherwise similar to the nCUBE 10's CPU, but ran faster, at 25 MHz to provide about 7 MIPS and 3.5 megaFLOPS. This was later improved to 30 MHz in the 2S model. RAM was increased as well, with 4 to 16 MB of RAM on a "single wide" 1 inch x 3.5 inch module, with additional form factors of "double wide" (double modules), and quadruple that in a double wide, double side module. The I/O cards generally had less RAM, with different backend interfaces to support SCSI, HIPPI and other protocols.

Three single-chip nCUBE 2 processors on a 1" x 3.5" module with memory. RR0 4171.JPG
Three single-chip nCUBE 2 processors on a 1" x 3.5" module with memory.
nCUBE 2 circuit board with 64 processors and memory RR0 4174b.jpg
nCUBE 2 circuit board with 64 processors and memory

Each nCUBE 2 CPU also included 13 I/O channels running at 20 Mbit/s. One of these was dedicated to I/O duties, while the other twelve were used as the interconnect system between CPUs. Each channel used wormhole routing to forward messages. The machines themselves were wired up as order-twelve hypercubes, allowing for up to 4,096 CPUs in a single machine.

Each module ran a 200 KB microkernel called nCX, but the system now used a Sun Microsystems workstation as the front end and no longer needed the Host Controller. nCX included a parallel filesystem that could do 96-way striping for high performance. C and C++ languages are available, as is NQS, Linda, and Parasoft's Express. These were supported by an in-house compiler team.

The largest nCUBE 2 system installed was at Sandia National Laboratories, a 1,024-CPU system that reached 1.91 gigaFLOPS in testing. In addition the nCX operating system, it also ran the SUNMOS lightweight kernel for research purposes. [12] Researchers Robert Benner, John Gustafson and Gary Montry of the Parallel Processing Division of Sandia National Laboratory first won the Karp Prize of $100 and then won the first Gordon Bell Prize in 1987 using the nCUBE 10. [13]

nCUBE-3

The nCUBE-3 CPU used a 64-bit arithmetic logic unit (ALU). Its improvements included a process-shrink to 0.5u, allowing the speed to be increased to 50 MHz (with plans for 66 and 100 MHz). The CPU was also superscalar and included 16 KB instruction and data caches, and a memory management unit for virtual memory support.

Additional I/O links were added, with 2 dedicated to I/O and 16 for interconnects, allowing for up to 65,536 CPUs in the hypercube. The channels operated at 100 Mbit/s, due to use of 2-bit parallel lines, instead of the serial lines used previously. The nCUBE-3 also added fault-tolerant adaptive routing support, in addition to fixed routing, although in retrospect it's not entirely clear why.

A fully loaded nCUBE-3 machine can use up to 65,536 processors, for 3 million MIPS and 6.5 teraFLOPS; the maximum memory would be 65 TB, with a network I/O capability of 24 TB/second. [14] Thus, the processor is biased in terms of I/O, which is usually the limitation. The nChannel board provides 16 I/O channels, where each channel can support transfers at 20 MB/s.

A microkernel was developed for the nCUBE-3 machine, but it was never completed, having been abandoned in favor of Plan 9's Transit operating system.

nCUBE-4

The nCUBE-4 marked the transition to commodity processors, with each node containing an Intel IA32 server-class CPU. The n4 also brought exclusive focus on video streaming rather than scientific applications. Each hub contained one hypercube node, one CPU, a pair of PCI buses, and up to 12 SCSI drives. The n4 was followed by the n4x, the n4x r2, and the n4x r3. These last two were based on the Serverworks chipset rather than the Intel ones. The nCUBE-5 was very similar to the n4 family but incorporated two hypercube nodes in each hub and only supported video streaming over Gigabit Ethernet.

In 1999, nCUBE announced the MediaCUBE 4, which supported 80 simultaneous 3 Mbit/s streams to 44,000 simultaneous VOD streams, in concurrent MPEG-2, MPEG-1 and mid bit-rate encoding protocols. [15]

See also

Related Research Articles

<span class="mw-page-title-main">Transputer</span> Series of pioneering microprocessors from the 1980s

The transputer is a series of pioneering microprocessors from the 1980s, intended for parallel computing. To support this, each transputer had its own integrated memory and serial communication links to exchange data with other transputers. They were designed and produced by Inmos, a semiconductor company based in Bristol, United Kingdom.

<span class="mw-page-title-main">Intel 8085</span> 8-bit microprocessor by Intel

The Intel 8085 ("eighty-eighty-five") is an 8-bit microprocessor produced by Intel and introduced in March 1976. It is the last 8-bit microprocessor developed by Intel.

iWarp was an experimental parallel supercomputer architecture developed as a joint project by Intel and Carnegie Mellon University. The project started in 1988, as a follow-up to CMU's previous WARP research project, in order to explore building an entire parallel-computing "node" in a single microprocessor, complete with memory and communications links. In this respect the iWarp is very similar to the INMOS transputer and nCUBE.

HyperTransport (HT), formerly known as Lightning Data Transport, is a technology for interconnection of computer processors. It is a bidirectional serial/parallel high-bandwidth, low-latency point-to-point link that was introduced on April 2, 2001. The HyperTransport Consortium is in charge of promoting and developing HyperTransport technology.

<span class="mw-page-title-main">Pentium II</span> Intel microprocessor

The Pentium II is a brand of sixth-generation Intel x86 microprocessors based on the P6 microarchitecture, introduced on May 7, 1997. It combined the P6 microarchitecture seen on the Pentium Pro with the MMX instruction set of the Pentium MMX.

<span class="mw-page-title-main">Pentium Pro</span> Sixth-generation x86 microprocessor by Intel

The Pentium Pro is a sixth-generation x86 microprocessor developed and manufactured by Intel and introduced on November 1, 1995. It introduced the P6 microarchitecture and was originally intended to replace the original Pentium in a full range of applications. Later, it was reduced to a more narrow role as a server and high-end desktop processor. The Pentium Pro was also used in supercomputers, most notably ASCI Red, which used two Pentium Pro CPUs on each computing node and was the first computer to reach over one teraFLOPS in 1996, holding the number one spot in the TOP500 list from 1997 to 2000.

<span class="mw-page-title-main">Intel i960</span> RISC-based microprocessor design

Intel's i960 was a RISC-based microprocessor design that became popular during the early 1990s as an embedded microcontroller. It became a best-selling CPU in that segment, along with the competing AMD 29000. In spite of its success, Intel stopped marketing the i960 in the late 1990s, as a result of a settlement with DEC whereby Intel received the rights to produce the StrongARM CPU. The processor continues to be used for a few military applications.

<span class="mw-page-title-main">SGI Octane</span> Computer series

The Octane series of IRIX workstations was developed and sold by SGI in the 1990s and 2000s. Octane and Octane2 are two-way multiprocessing-capable workstations, originally based on the MIPS Technologies R10000 microprocessor. Newer Octanes are based on the R12000 and R14000. The Octane2 has three improvements: a revised power supply, system board, and Xbow ASIC. The Octane2 has VPro graphics and supports all the VPro cards. Later revisions of the Octane include some of the improvements introduced in the Octane2. The codenames for the Octane and Octane2 are "Racer" and "Speedracer" respectively.

<span class="mw-page-title-main">ASCI Red</span> Supercomputer

ASCI Red was the first computer built under the Accelerated Strategic Computing Initiative (ASCI), the supercomputing initiative of the United States government created to help the maintenance of the United States nuclear arsenal after the 1992 moratorium on nuclear testing.

<span class="mw-page-title-main">Altix</span> Supercomputer family

Altix is a line of server computers and supercomputers produced by Silicon Graphics, based on Intel processors. It succeeded the MIPS/IRIX-based Origin 3000 servers.

<span class="mw-page-title-main">R3000</span> RISC microprocessor

The R3000 is a 32-bit RISC microprocessor chipset developed by MIPS Computer Systems that implemented the MIPS I instruction set architecture (ISA). Introduced in June 1988, it was the second MIPS implementation, succeeding the R2000 as the flagship MIPS microprocessor. It operated at 20, 25 and 33.33 MHz.

<span class="mw-page-title-main">Intel Paragon</span> Former worlds most powerful supercomputer produced by Intel

The Intel Paragon is a discontinued series of massively parallel supercomputers that was produced by Intel in the 1990s. The Paragon XP/S is a productized version of the experimental Touchstone Delta system that was built at Caltech, launched in 1992. The Paragon superseded Intel's earlier iPSC/860 system, to which it is closely related.

The Intel Personal SuperComputer was a product line of parallel computers in the 1980s and 1990s. The iPSC/1 was superseded by the Intel iPSC/2, and then the Intel iPSC/860.

The DEC 7000 AXP and DEC 10000 AXP are a series of high-end multiprocessor server computers developed and manufactured by Digital Equipment Corporation, introduced on 10 November 1992. These systems formed part of the first generation of systems based on the 64-bit Alpha AXP architecture and at the time of introduction, ran Digital's OpenVMS AXP operating system, with DEC OSF/1 AXP available in March 1993. They were designed in parallel with the VAX 7000 and VAX 10000 minicomputers, and are identical except for the processor module(s) and supported bus interfaces. A field upgrade from a VAX 7000/10000 to a DEC 7000/10000 AXP was possible by means of swapping the processor boards.

HP X-Terminals are a line of X terminals from Hewlett Packard introduced in the early- to mid-1990s, including the 700/X and 700/RX, Envizex and Entria, and the Envizex II and Entria II. They were often sold alongside PA-RISC-based HP 9000 Unix systems. The primary use case was connecting several graphical consoles to a single server or workstation to allow multiple users access the same (expensive) processing system from terminal systems. These X terminals all allowed high-resolution, color-graphics access to the main server from which they downloaded their operating system and necessary program files. All models featured limited expandability, in most cases additional I/O options for peripherals and memory for more programs or local storage. HP did not use its own PA-RISC platform for these systems, the first design used an Intel CISC processor, while all later systems used RISC platforms, first Intel i960 and later the popular MIPS.

Isra Vision Parsytec AG, a subsidiary of Isra Vision, was originally founded in 1985 as Parsytec in Aachen, Germany.

<span class="mw-page-title-main">HiSilicon</span> Chinese fabless semiconductor manufacturing company, fully owned by Huawei

HiSilicon is a Chinese fabless semiconductor company based in Shenzhen, Guangdong province and wholly owned by Huawei. HiSilicon purchases licenses for CPU designs from ARM Holdings, including the ARM Cortex-A9 MPCore, ARM Cortex-M3, ARM Cortex-A7 MPCore, ARM Cortex-A15 MPCore, ARM Cortex-A53, ARM Cortex-A57 and also for their Mali graphics cores. HiSilicon has also purchased licenses from Vivante Corporation for their GC4000 graphics core.

<span class="mw-page-title-main">Zen 4</span> 2022 AMD 5-nanometer processor microarchitecture

Zen 4 is the name for a CPU microarchitecture designed by AMD, released on September 27, 2022. It is the successor to Zen 3 and uses TSMC's N6 process for I/O dies, N5 process for CCDs, and N4 process for APUs. Zen 4 powers Ryzen 7000 performance desktop processors, Ryzen 8000G series mainstream desktop APUs, and Ryzen Threadripper 7000 series HEDT and workstation processors. It is also used in extreme mobile processors, thin & light mobile processors, as well as EPYC 8004/9004 server processors.

<span class="mw-page-title-main">Zen 5</span> 2024 AMD 4-nanometer processor microarchitecture

Zen 5 is the name for a CPU microarchitecture by AMD, shown on their roadmap in May 2022, launched for mobile in July 2024 and for desktop in August 2024. It is the successor to Zen 4 and is currently fabricated on TSMC's N4X process. Zen 5 is also planned to be fabricated on the N3E process in the future.

References

  1. ↑ Ginsberg, Steve (2 February 1997). "Chopped Up nCube". San Francisco Business Times. Retrieved 19 April 2021.
  2. ↑ "Video On Demand Powerhouse Created; Video Server Leader nCUBE to Acquire SkyConnect, Inc". nCUBE Press Releases. 17 March 1999. Archived from the original on 25 February 2005.
  3. ↑ "nCUBE to Integrate its Industry Leading Video-on-Demand Solutions With the Microsoft TV Platform" . Retrieved 10 February 2017.
  4. ↑ Santo, Brian. "VOD Patent Battle Turns Bitter". CableWORLD. CableFAX. Archived from the original on 22 April 2005.
  5. ↑ Morrissey, Brian (30 May 2002). "nCube Wins VoD Patent Fight with SeaChange". Internet News. Retrieved 19 April 2021.
  6. ↑ Baumgartner, Jeff (13 April 2004). "Judge upholds jury decision in nCUBE-SeaChange patent spat". CED Magazine. Archived from the original on 4 December 2004.
  7. ↑ nCUBE's 2001 layoff. [ dead link ]
  8. ↑ "Michael J. Pohl Named President and CEO of nCUBE". nCUBE press releases. 4 March 2002. Archived from the original on 28 February 2005.
  9. ↑ "ARRIS / Investors / SEC Filings" . Retrieved 10 February 2017.[ permanent dead link ]
  10. ↑ "C-COR Completes Purchase Of nCUBE". nCUBE press release. 3 January 2005. Archived from the original on 8 March 2005.
  11. ↑ Hayes, J.; Mudge, T.; Stout, Q.; Colley, S. & Palmer, J. (1986). "A microprocessor-based hypercube supercomputer". IEEE Micro. 6 (5): 6–17. CiteSeerX   10.1.1.645.8596 . doi:10.1109/MM.1986.304707. S2CID   7927930.
  12. ↑ Rolf Riesen; Lee Ann Fisk; et al. What is SUNMOS? (Report). Retrieved 2021-11-22.—a paper that explains what SUNMOS is (CiteSeer cached copy)
  13. ↑ "The Gordon Bell Awards for 1987". Archived from the original on 2005-11-11. Retrieved 2006-04-03.
  14. ↑ Duzett, B; Buck, R (19–21 Oct 1992). "An overview of the nCUBE 3 supercomputer". [Proceedings 1992] the Fourth Symposium on the Frontiers of Massively Parallel Computation. Vol. [Proceedings 1992]. pp. 458–464. doi:10.1109/FMPC.1992.234880. ISBN   978-0-8186-2772-9. S2CID   58781077.
  15. ↑ "nCUBE to Integrate its Industry Leading Video-on-Demand Solutions With the Microsoft TV Platform" . Retrieved 10 February 2017.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.