Thomas Martin Conte (born 1964) is the Associate Dean for Research and Professor of Computer Science at Georgia Institute of Technology College of Computing; and, since 2011, also Professor of Electrical and Computer Engineering (joint appointed) at Georgia Institute of Technology College of Engineering. He is a fellow of Institute of Electrical and Electronics Engineers (IEEE). He served as the president of the IEEE Computer Society in 2015.
Thomas Martin Conte
|Education||Doctor of Philosophy in Electrical Engineering|
|Alma mater||University of Illinois at Urbana-Champaign; University of Delaware|
|Known for||Computer performance evaluation, compiler code generation, IEEE Rebooting Computing initiative|
|Spouse||Catherine Linder Conte|
|Awards||Fellow of the IEEE|
|Thesis||Systematic Computer Architecture Prototyping (1992)|
|Doctoral advisor||Wen-mei Hwu|
Conte received his Bachelor of Electrical Engineering degree in 1986 from the University of Delaware, his Master of Science in electrical engineering in 1988 from the University of Illinois, Urbana-Champaign, and his Doctor of Philosophy in electrical engineering in 1992 from the University of Illinois, Urbana-Champaign. He started his career as an assistant professor at the University of South Carolina. In 1995, Conte moved to North Carolina State University (in Raleigh, North Carolina), where he was an assistant professor (1995–1998), then an associate professor (1998–2002), and finally a full professor of electrical and computer engineering (2003–2008). During the summer of 2008 Conte moved to Atlanta, Georgia, and took his current position as a joint full professor of computer science in the College of Computing and Electrical & Computer Engineering in the College of Engineering at Georgia Institute of Technology. Somewhere in there (2000–2001) he took a short detour to DSP startup BOPS, inc. to serve as a manager of their back and compiler group and "chief microarchitect" (because they already had a "chief architect").
In 2004, the Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign awarded Conte its Young Alumni Achievement Award.
Conte currently directs several Ph.D. students in topics ranging from compiler design to advanced microarchitectures. His research is or has been supported by DARPA, Compaq (formerly Digital), Hewlett-Packard (formerly Compaq), IBM, Intel, Qualcomm, Texas Instruments, Sun, NASA, and the National Science Foundation.
Conte is best known for contributions to the fields of compiler code generation, computer architecture and computer performance evaluation.
In 2014 Dr. Conte was elected to be the 2015 President of the IEEE Computer Society.
Conte realized in the early 1990s that Flynn's prediction of the fetch bandwidth being the limit to increasing instruction-level parallelism was coming true. His oft-cited International Symposium on Computer Architecture paper and subsequent work on instruction fetch mechanisms have influenced industry and spawned much follow-on research. More recently, Conte and his Ph.D. students invented a technique to predict data values with very high (~90%) accuracy and showed how predicting data values can be used to scale the memory wall by enabling aggressive prefetching. The work is of great interest to industry design teams who are struggling with performance limitations imposed by the speed gap between microprocessors and memory systems. Conte and his students have also developed a very small yet highly effective prefetcher termed the Spectral Prefetcher. This was published in the ACM Transactions on Computer Systems.
Conte has also contributed to EPIC architectures. One well-known example is that his technique for the then-pressing problem (ca. early ‘90s) of VLIW cross-generation code compatibility. In a technique he and his students termed “dynamic rescheduling,” Conte brought to bear on the problem collaboration between the ISA, the hardware and the compiler to reschedule code with minimal performance loss at first-time page misses to the code. This work has major implications on the long-term viability of the EPIC architecture proposed in Intel Itanium processor family. The research also helped make code optimization during runtime a practical approach. In this way, his research is now also considered one of the pioneering works on dynamic code optimization. One of his Ph.D. students went on to build tools such as the HP Dynamo dynamic optimizer and another Ph.D. student went on to build the IBM DAISY dynamic optimizer.
Conte has also made significant contributions to profile-driven optimization. He was the first to realize that the limit to profile-driven optimization wasn't the technology itself, but it was the slowdown due to profiling that prevented its adoption by industry. He and his students devised clever techniques to extract profile information from branch predictors on Intel Pentium processor. He then went on to prescribe new design criteria for microprocessor performance monitoring hardware to make such hardware useful to a compiler. The results are reflected in the performance counters that are present in the Intel Itanium, co-designed by one of Conte's Ph.D. students (Kishore Menezes). In compiler code generation, Conte developed Treegion Scheduling, a novel technique for code scheduling that is used today in VLIW DSP compilers. The technique can produce performance similar to Scott Mahlke's hyperblock scheduling, but without needing predication support in the hardware. He and his students also invented a technique for scheduling code in the presence of distributed register files (as are common in DSPs), optimizing code for both run time efficiency and code size efficiency (as is critical for embedded code), and exploiting value locality in code generation of EPIC architectures.
Conte has devised long lasting and important techniques for fast simulation of computer architectures. One example of this are his techniques for applying sampling to processor performance studies in such a way as to allow the calculation of confidence intervals. Prior to that work, there had been no attempt to introduce error bar calculations into sampling. The results were expected to be taken on faith alone. He similarly pioneered fast simulation techniques for caches and processor pipelines. He continues to be active here and has consulted on this topic for many companies, including AT&T, IBM, NCR S3 (SONICblue) and Qualcomm.
In late 2012, Conte along with Elie Track proposed the IEEE Rebooting Computing Initiative.This initiative has had major influence on US and international research priorities .
In 2015, Conte worked with IEEE Fellow Paolo Gargini to bring the International Technology Roadmap for Semiconductors into the IEEE after the Semiconductor Industry Association had ceased sponsorship of the organization. In recognition of the changing landscape of the electronics and computer industries, Conte and Gargini renamed the effort the International Roadmap for Devices and Systems.
Since 2016, Conte has served as the vice chair of the IRDS.
Anand Lal Shimpi
Very long instruction word (VLIW) refers to instruction set architectures designed to exploit instruction level parallelism (ILP). Whereas conventional central processing units mostly allow programs to specify instructions to execute in sequence only, a VLIW processor allows programs to explicitly specify instructions to execute in parallel. This design is intended to allow higher performance without the complexity inherent in some other designs.
IA-64 is the instruction set architecture (ISA) of the Itanium family of 64-bit Intel microprocessors. The basic ISA specification originated at Hewlett-Packard (HP), and was subsequently implemented by Intel in collaboration with HP. The first Itanium processor, codenamed Merced, was released in 2001.
The Intel i860 is a RISC microprocessor design introduced by Intel in 1989. It is one of Intel's first attempts at an entirely new, high-end instruction set architecture since the failed Intel iAPX 432 from the beginning of the 1980s. It was the world's first million-transistor chip. It was released with considerable fanfare, slightly obscuring the earlier Intel i960, which was successful in some niches of embedded systems. The i860 never achieved commercial success and the project was terminated in the mid-1990s.
A digital signal processor (DSP) is a specialized microprocessor chip, with its architecture optimized for the operational needs of digital signal processing. DSPs are fabricated on MOS integrated circuit chips. They are widely used in audio signal processing, telecommunications, digital image processing, radar, sonar and speech recognition systems, and in common consumer electronic devices such as mobile phones, disk drives and high-definition television (HDTV) products.
Transmeta Corporation was an American fabless semiconductor company based in Santa Clara, California. It developed low power x86 compatible microprocessors based on a VLIW core and a software layer called Code Morphing Software.
In computing, binary translation is a form of binary recompilation where sequences of instructions are translated from a source instruction set to the target instruction set. In some cases such as instruction set simulation, the target instruction set may be the same as the source instruction set, providing testing and debugging features such as instruction trace, conditional breakpoints and hot spot detection.
Multiflow Computer, Inc., founded in April, 1984 near New Haven, Connecticut, USA, was a manufacturer and seller of minisupercomputer hardware and software embodying the VLIW design style. Multiflow, incorporated in Delaware, ended operations in March, 1990, after selling about 125 VLIW minisupercomputers in the United States, Europe, and Japan.
David A. Bader is a Distinguished Professor and Director of the Institute for Data Science at the New Jersey Institute of Technology. Previously, he served as the Chair of the Georgia Institute of Technology School of Computational Science & Engineering, where he was also a founding professor, and the executive director of High-Performance Computing at the Georgia Tech College of Computing. In 2007, he was named the first director of the Sony Toshiba IBM Center of Competence for the Cell Processor at Georgia Tech. Bader has served on the Computing Research Association's Board of Directors, the National Science Foundation's Advisory Committee on Cyberinfrastructure, and on the IEEE Computer Society's Board of Governors. He is an expert in the design and analysis of parallel and multicore algorithms for real-world applications such as those in cybersecurity and computational biology. His main areas of research are at the intersection of high-performance computing and real-world applications, including cybersecurity, massive-scale analytics, and computational genomics. Bader built the first Linux supercomputer using commodity processors and a high-speed interconnection network.
Wen-mei Hwu is the Walter J. Sanders III-AMD Endowed Chair professor in Electrical and Computer Engineering in the Coordinated Science Laboratory at the University of Illinois at Urbana-Champaign. His research is on compiler design, computer architecture, computer microarchitecture, and parallel processing. He is a principal investigator for the petascale Blue Waters supercomputer, is co-director of the Universal Parallel Computing Research Center (UPCRC), and is principal investigator for the first NVIDIA CUDA Center of Excellence at UIUC. At the Illinois Coordinated Science Lab, Hwu leads the IMPACT Research Group and is director of the OpenIMPACT project – which has delivered new compiler and computer architecture technologies to the computer industry since 1987. From 1997 to 1999, Hwu served as the chairman of the Computer Engineering Program at Illinois. Since 2009, Hwu has served as chief technology officer at MulticoreWare Inc., leading the development of compiler tools for heterogeneous platforms. The OpenCL compilers developed by his team at MulticoreWare are based on the LLVM framework and have been deployed by leading semiconductor companies. In 2020, Hwu retired after serving 33 years in University of Illinois at Urbana-Champaign. Currently, Hwu is a Senior Distinguished Research Scientist at Nvidia Research and Emeritus Professor at University of Illinois at Urbana-Champaign.
Randal E. Bryant is an American computer scientist and academic noted for his research on formally verifying digital hardware and software. Bryant has been a faculty member at Carnegie Mellon University since 1984. He served as the Dean of the School of Computer Science (SCS) at Carnegie Mellon from 2004 to 2014. Dr. Bryant retired and became a Founders University Professor Emeritus on June 30th, 2020.
David J. Kuck, a graduate of the University of Michigan, was a professor in the Computer Science Department the University of Illinois at Urbana-Champaign from 1965 to 1993. He is the father of Olympic silver medalist Jonathan Kuck. While at the University of Illinois at Urbana-Champaign he developed the Parafrase compiler system (1977), which was the first testbed for the development of automatic vectorization and related program transformations. In his role as Director (1986–93) of the Center for Supercomputing Research and Development (CSRD-UIUC), Kuck led the construction of the CEDAR project, a hierarchical shared-memory 32-processor SMP supercomputer completed in 1988 at the University of Illinois.
Mark A. Horowitz is the Yahoo! Founders Professor in the School of Engineering at Stanford University and holds a joint appointment in the Electrical Engineering and Computer Science department. He is a co-founder of Rambus Inc., now a technology licensing company.
Krishna V. Palem is a computer scientist and engineer of Indian origin and is the Kenneth and Audrey Kennedy Professor of Computing at Rice University and the director of Institute for Sustainable Nanoelectronics (ISNE) at Nanyang Technological University (NTU). He is recognized for his "pioneering contributions to the algorithmic, compilation, and architectural foundations of embedded computing", as stated in the citation of his 2009 Wallace McDowell Award, the "highest technical award made solely by the IEEE Computer Society".
James Hoe is a Taiwanese-American professor of Electrical and Computer Engineering at Carnegie Mellon University (CMU). He is interested in many aspects of computer architecture and digital hardware design, including the specific areas of FPGA architecture for computing; digital signal processing hardware; and high-level hardware design and synthesis. Professor Hoe’s current research focus is on devising a new FPGA architecture for power efficient, high-performance computing. His research group is working on developing an FPGA runtime environment that incorporates partial reconfiguration, virtualization, and protection features to manage an FPGA as a dynamically sharable multitasking compute resource.
The following outline is provided as an overview of and topical guide to computing:
Guang R. Gao was a computer scientist and a Professor of Electrical and Computer Engineering at the University of Delaware. Gao was a founder and Chief Scientist of ETI.
Saraju Mohanty is an Indian-American professor of the Department of Computer Science and Engineering, and the director of the Smart Electronic Systems Laboratory, at the University of North Texas in Denton, Texas. Mohanty received a Glorious India Award – Rich and Famous NRIs of America in 2017 for his contributions to the discipline. Mohanty is a researcher in the areas of "consumer electronics for smart cities", "application-Specific things for efficient edge computing", and "methodologies for digital and mixed-signal hardware". He has made significant research contributions to security and IP protection of consumer electronic systems, hardware-assisted security and protection, high-level synthesis of digital signal processing (DSP) hardware, and mixed-signal integrated circuit computer-aided design and electronic design automation. Mohanty has been the editor-in-chief (EiC) of the IEEE Consumer Electronics Magazine since 2016. He has held the Chair of the IEEE Computer Society's Technical Committee on Very Large Scale Integration since September 2014. He holds 4 US patents in the areas of his research, and has published 220 research articles and 3 books.
Cache prefetching is a technique used by computer processors to boost execution performance by fetching instructions or data from their original storage in slower memory to a faster local memory before it is actually needed. Most modern computer processors have fast and local cache memory in which prefetched data is held until it is required. The source for the prefetch operation is usually main memory. Because of their design, accessing cache memories is typically much faster than accessing main memory, so prefetching data and then accessing it from caches is usually many orders of magnitude faster than accessing it directly from main memory. Prefetching can be done with non-blocking cache control instructions.
Lizy Kurian John is an Indian American electrical engineer, who is currently the Cullen Trust for Higher Education Endowed Professor in the Department of Electrical and Computer Engineering at the University of Texas at Austin. She received her Ph.D. in computer engineering from The Pennsylvania State University in 1993. She joined The University of Texas Austin faculty in 1996. Her research is in the areas of computer architecture, multicore processors, memory systems, performance evaluation and benchmarking, workload characterization, and reconfigurable computing.
Mahmut Taylan Kandemir is a professor in the School of Electrical Engineering and Computer Science at Penn State University. He is a member of the Microsystems Design Lab. Dr. Kandemir's research interests are in optimizing compilers, runtime systems, mobile systems, embedded systems, I/O and high performance storage, non volatile processors and memory, and latest trends in public cloud services. He is the author of more than 150 journal publications and over 650 conference/workshop papers in these areas. He graduated 32 Ph.D. and 20 masters students so far, and is currently advising/coadvising 15 Ph.D. students and 5 masters students. He served in the program committees of 40 conferences and workshops. He is a member of Hall of Fame for conferences such as MICRO, ISCA and HPCA. His research is/was funded by NSF, DOE, DARPA, SRC, Intel and Microsoft. He is a recipient of NSF Career Award and the Penn State Premier Research Award. He is a Fellow of IEEE. Between 2008-2012 and 2017, he served as the Graduate Coordinator of the Computer Science and Engineering Department at Penn State. He was named a Fellow of the Institute of Electrical and Engineers (IEEE) in 2016 for his contributions to compiler support for performance and energy optimization of computer architectures.