AND-OR-invert

Last updated

AND-OR-invert (AOI) logic and AOI gates are two-level compound (or complex) logic functions constructed from the combination of one or more AND gates followed by a NOR gate (equivalent to an OR gate through an Inverter gate, which is the "OI" part of "AOI"). Construction of AOI cells is particularly efficient using CMOS technology, where the total number of transistor gates can be compared to the same construction using NAND logic or NOR logic. The complement of AOI logic is OR-AND-invert (OAI) logic, where the OR gates precede a NAND gate. [1]

Contents

Overview

Most logic optimization result in a sum-of-products or product-of-sums logic expression. [2]

AOI is used for sum-of-products, the variables are ANDed to form minterms which are ORed together then inverted, such as:

Examples

AOI gates perform one or more AND operations followed by an OR operation then an inversion.

2-1 AOI gate

Symbol for 2-1 AOI gate. The AND gate has inputs A and B (per table). AOI21Symbol.svg
Symbol for 2-1 AOI gate. The AND gate has inputs A and B (per table).

The 2-1 AOI gate can be represented by the following boolean equation and truth table:

INPUT
A   B   C
OUTPUT
Q
0001
0010
0101
0110
1001
1010
1100
1110

2-2 AOI gate

Symbol for 2-2 AOI gate AOI22Symbol.svg
Symbol for 2-2 AOI gate

Real world examples of an 2-2 AOI gate are found in the CD4085B, SN74LS51, SN5450 logic ICs (see further below). [3] [4] [6]

The 2-2 AOI gate can be represented by the following boolean equation and truth table:

INPUT
A   B   C   D
OUTPUT
Q
00001
00011
00101
00110
01001
01011
01101
01110
10001
10011
10101
10110
11000
11010
11100
11110

3-3 AOI gate

Real world examples of an 3-3 AOI gate is found in the SN74LS51 logic IC (see further below). [4]

The 3-3 AOI gate can be represented by the following boolean equation and truth table:

Its logic table would have 64 entries, but is not shown.

4-4 AOI gate

Symbol for 4-4 AOI gate Aoi gate.png
Symbol for 4-4 AOI gate

Real world examples of an 4-4 AOI gate is found in the CD4048B logic IC (see further below). [5]

The 4-4 AOI gate can be represented by the following boolean equation and truth table:

Its logic table would have 256 entries, but is not shown.

Extensions to multiple levels

It is possible to create multi-level compound gates, which combine the logic of AND-OR-Invert gates with OR-AND-invert gates. [7] An example is shown below. The parts implementing the same logic have been put in boxes with the same color.

compound logic gate for (CD + B) A, plus CMOS version. AOAI gate with colorboxes.svg
compound logic gate for (CD + B) A, plus CMOS version.

Electronic implementation

An AOI21 logic gate in CMOS using a complex gate (left) and standard gates (right) AOI21 complex vs standard gates.svg
An AOI21 logic gate in CMOS using a complex gate (left) and standard gates (right)

AND-OR-invert (AOI) and OAI gates can be readily implemented in CMOS circuitry. AOI gates are particularly advantaged in that the total number of transistors (or gates) is less than if the AND, NOT, and OR functions were implemented separately. This results in increased speed, reduced power, smaller area, and potentially lower fabrication cost. For example, a 2-1 AOI gate can be constructed with 6 transistors in CMOS, compared to 10 transistors using a 2-input NAND gate (4 transistors), an inverter (2 transistors), and a 2-input NOR gate (4 transistors).

In NMOS logic, the lower half of the CMOS circuit is used in combination with a load device or pull-up transistor (typically a depletion load or a dynamic load).

AOI gates are similarly efficient in transistor–transistor logic (TTL).

Examples

CMOS 4000-series logic family:

TTL 7400-series logic family: (in past decades, a number of AOI parts were available in the 7400 family, but currently most are obsolete (no longer manufactured))

See also

Related Research Articles

<span class="mw-page-title-main">Logic gate</span> Device performing a Boolean function

A logic gate is a device that performs a Boolean function, a logical operation performed on one or more binary inputs that produces a single binary output. Depending on the context, the term may refer to an ideal logic gate, one that has, for instance, zero rise time and unlimited fan-out, or it may refer to a non-ideal physical device.

<span class="mw-page-title-main">Multiplexer</span> A device that selects between several analog or digital input signals

In electronics, a multiplexer, also known as a data selector, is a device that selects between several analog or digital input signals and forwards the selected input to a single output line. The selection is directed by a separate set of digital inputs known as select lines. A multiplexer of inputs has select lines, which are used to select which input line to send to the output.

Transistor–transistor logic (TTL) is a logic family built from bipolar junction transistors. Its name signifies that transistors perform both the logic function and the amplifying function, as opposed to earlier resistor–transistor logic (RTL) and diode–transistor logic (DTL).

<span class="mw-page-title-main">Inverter (logic gate)</span> Logic gate implementing negation

In digital logic, an inverter or NOT gate is a logic gate which implements logical negation. It outputs a bit opposite of the bit that is put into it. The bits are typically implemented as two differing voltage levels.

<span class="mw-page-title-main">7400-series integrated circuits</span> Series of transistor–transistor logic integrated circuits

The 7400 series is a popular logic family of transistor–transistor logic (TTL) integrated circuits (ICs).

The method of logical effort, a term coined by Ivan Sutherland and Bob Sproull in 1991, is a straightforward technique used to estimate delay in a CMOS circuit. Used properly, it can aid in selection of gates for a given function and sizing gates to achieve the minimum delay possible for a circuit.

<span class="mw-page-title-main">555 timer IC</span> Integrated circuit used for timer applications

The 555 timer IC is an integrated circuit used in a variety of timer, delay, pulse generation, and oscillator applications. It is one of the most popular timing ICs due to its flexibility and price. Derivatives provide two or four timing circuits in one package. The design was first marketed in 1972 by Signetics and used bipolar junction transistors. Since then, numerous companies have made the original timers and later similar low-power CMOS timers. In 2017, it was said that over a billion 555 timers are produced annually by some estimates, and that the design was "probably the most popular integrated circuit ever made".

The AND gate is a basic digital logic gate that implements logical conjunction (∧) from mathematical logic – AND gate behaves according to the truth table. A HIGH output (1) results only if all the inputs to the AND gate are HIGH (1). If not all inputs to the AND gate are HIGH, LOW output results. The function can be extended to any number of inputs.

In digital electronics, a NAND gate (NOT-AND) is a logic gate which produces an output which is false only if all its inputs are true; thus its output is complement to that of an AND gate. A LOW (0) output results only if all the inputs to the gate are HIGH (1); if any input is LOW (0), a HIGH (1) output results. A NAND gate is made using transistors and junction diodes. By De Morgan's laws, a two-input NAND gate's logic may be expressed as , making a NAND gate equivalent to inverters followed by an OR gate.

XOR gate is a digital logic gate that gives a true output when the number of true inputs is odd. An XOR gate implements an exclusive or from mathematical logic; that is, a true output results if one, and only one, of the inputs to the gate is true. If both inputs are false (0/LOW) or both are true, a false output results. XOR represents the inequality function, i.e., the output is true if the inputs are not alike otherwise the output is false. A way to remember XOR is "must have one or the other but not both".

The NAND Boolean function has the property of functional completeness. This means that any Boolean expression can be re-expressed by an equivalent expression utilizing only NAND operations. For example, the function NOT(x) may be equivalently expressed as NAND(x,x). In the field of digital electronic circuits, this implies that it is possible to implement any Boolean function using just NAND gates.

The XNOR gate is a digital logic gate whose function is the logical complement of the Exclusive OR (XOR) gate. It is equivalent to the logical connective from mathematical logic, also known as the material biconditional. The two-input version implements logical equality, behaving according to the truth table to the right, and hence the gate is sometimes called an "equivalence gate". A high output (1) results if both of the inputs to the gate are the same. If one but not both inputs are high (1), a low output (0) results.

The NOR gate is a digital logic gate that implements logical NOR - it behaves according to the truth table to the right. A HIGH output (1) results if both the inputs to the gate are LOW (0); if one or both input is HIGH (1), a LOW output (0) results. NOR is the result of the negation of the OR operator. It can also in some senses be seen as the inverse of an AND gate. NOR is a functionally complete operation—NOR gates can be combined to generate any other logical function. It shares this property with the NAND gate. By contrast, the OR operator is monotonic as it can only change LOW to HIGH but not vice versa.

Logic optimization is a process of finding an equivalent representation of the specified logic circuit under one or more specified constraints. This process is a part of a logic synthesis applied in digital electronics and integrated circuit design.

<span class="mw-page-title-main">Technological studies</span> School subject taught in Scotland

Technological Studies is a subject taught in Scottish secondary schools. It encompasses a wide range of engineering-related topics and provides a solid knowledge base for further study in engineering-related disciplines. Past papers for all levels of the subject are available from the SQA website. Course notes are available on the Learning Teaching Scotland website.

The Tseytin transformation, alternatively written Tseitin transformation, takes as input an arbitrary combinatorial logic circuit and produces an equisatisfiable boolean formula in conjunctive normal form (CNF). The length of the formula is linear in the size of the circuit. Input vectors that make the circuit output "true" are in 1-to-1 correspondence with assignments that satisfy the formula. This reduces the problem of circuit satisfiability on any circuit to the satisfiability problem on 3-CNF formulas. It was discovered by the Russian scientist Grigori Tseitin.

<span class="mw-page-title-main">Memory cell (computing)</span> Part of computer memory

The memory cell is the fundamental building block of computer memory. The memory cell is an electronic circuit that stores one bit of binary information and it must be set to store a logic 1 and reset to store a logic 0. Its value is maintained/stored until it is changed by the set/reset process. The value in the memory cell can be accessed by reading it.

OR-AND-invert gates or OAI-gates are logic gates comprising OR gates followed by a NAND gate. They can be efficiently implemented in logic families like CMOS and TTL. They are dual to AND-OR-invert gates.

References

  1. Product of Sums reduction using Karnaugh Map.
  2. Sum Of Product (SOP) & Product Of Sum (POS).
  3. 1 2 3 "CD4085B Datasheet". Texas Instruments . 2003. Archived (PDF) from the original on March 5, 2019.
  4. 1 2 3 4 5 6 "SN74LS51 Datasheet". Texas Instruments . 1988. Archived (PDF) from the original on November 30, 2020.
  5. 1 2 3 "CD4048B Datasheet". Texas Instruments . 2003. Archived (PDF) from the original on March 5, 2019.
  6. 1 2 "SN5450 Datasheet". Texas Instruments . 1988. Archived (PDF) from the original on July 26, 2018.
  7. Fischer, P. "Aussagenlogik und Gatter" (PDF). University of Heidelberg. Retrieved 2024-01-21.
  8. "CD4086B Datasheet". Texas Instruments . 2003. Archived (PDF) from the original on April 15, 2019.
  9. "SN54LS54 Datasheet". Texas Instruments . 1988. Archived (PDF) from the original on March 5, 2018.