Logic level

Last updated

In digital circuits, a logic level is one of a finite number of states that a digital signal can inhabit. Logic levels are usually represented by the voltage difference between the signal and ground, although other standards exist. The range of voltage levels that represent each state depends on the logic family being used. A logic-level shifter can be used to allow compatibility between different circuits.

Contents

2-level logic

In binary logic the two levels are logical high and logical low, which generally correspond to binary numbers 1 and 0 respectively or truth values true and false respectively. Signals with one of these two levels can be used in Boolean algebra for digital circuit design or analysis.

Active state

The use of either the higher or the lower voltage level to represent either logic state is arbitrary. The two options are active high (positive logic) and active low (negative logic). Active-high and active-low states can be mixed at will: for example, a read only memory integrated circuit may have a chip-select signal that is active-low, but the data and address bits are conventionally active-high. Occasionally a logic design is simplified by inverting the choice of active level (see De Morgan's laws).

Binary signal representations
Logic levelActive-high signalActive-low signal
Logical high10
Logical low01

The name of an active-low signal is historically written with a bar above it to distinguish it from an active-high signal. For example, the name Q, read Q bar or Q not, represents an active-low signal. The conventions commonly used are:

Many control signals in electronics are active-low signals [2] (usually reset lines, chip-select lines and so on). Logic families such as TTL can sink more current than they can source, so fanout and noise immunity increase. It also allows for wired-OR logic if the logic gates are open-collector/open-drain with a pull-up resistor. Examples of this are the I²C bus and the Controller Area Network (CAN), and the PCI Local Bus.

Some signals have a meaning in both states and notation may indicate such. For example, it is common to have a read/write line designated R/W, indicating that the signal is high in case of a read and low in case of a write.

Logic voltage levels

The two logical states are usually represented by two different voltages, but two different currents are used in some logic signaling, like digital current loop interface and current-mode logic. High and low thresholds are specified for each logic family. When below the low threshold, the signal is low. When above the high threshold, the signal is high. Intermediate levels are undefined, resulting in highly implementation-specific circuit behavior.

It is usual to allow some tolerance in the voltage levels used; for example, 0 to 2 volts might represent logic 0, and 3 to 5 volts logic 1. A voltage of 2 to 3 volts would be invalid and occur only in a fault condition or during a logic-level transition. However, few logic circuits can detect such a condition, and most devices will interpret the signal simply as high or low in an undefined or device-specific manner. Some logic devices incorporate Schmitt trigger inputs, whose behavior is much better defined in the threshold region and have increased resilience to small variations in the input voltage. The problem of the circuit designer is to avoid circumstances that produce intermediate levels, so that the circuit behaves predictably.

Examples of binary logic levels
TechnologyL voltageH voltageNotes
CMOS [3] [4] 0 V to 30% VDD70% VDD to VDDVDD = supply voltage
TTL [3] 0 V to 0.8 V2 V to VCCVCC = 5 V ±5% (7400 commercial family) or ±10% (5400 military family)

Nearly all digital circuits use a consistent logic level for all internal signals. That level, however, varies from one system to another. Interconnecting any two logic families often required special techniques such as additional pull-up resistors or purpose-built interface circuits known as level shifters. A level shifter connects one digital circuit that uses one logic level to another digital circuit that uses another logic level. Often two level shifters are used, one at each system: A line driver converts from internal logic levels to standard interface line levels; a line receiver converts from interface levels to internal voltage levels.

For example, TTL levels are different from those of CMOS. Generally, a TTL output does not rise high enough to be reliably recognized as a logic 1 by a CMOS input, especially if it is only connected to a high-input-impedance CMOS input that does not source significant current. This problem was solved by the invention of the 74HCT family of devices that uses CMOS technology but TTL input logic levels. These devices only work with a 5 V power supply.

Logic supply voltages
Supply voltageTechnologyLogic families (examples)Reference
5V, 10V, 15VMetal CMOS 4000, 74C [4]
5V TTL 7400, 74S, 74LS, 74ALS, 74F, 74H [5]
5V BiCMOS 74ABT, 74BCT
5V CMOS (TTL I/O) 74HCT, 74AHCT, 74ACT [6]
3.3V, 5V CMOS 74HC, 74AHC, 74AC [5] [6]
5V LVCMOS 74LVC, 74AXP [7]
3.3VLVCMOS74LVC, 74AUP, 74AXC, 74AXP [7]
2.5VLVCMOS74LVC, 74AUP, 74AUC, 74AXC, 74AXP [7]
1.8VLVCMOS74LVC, 74AUP, 74AUC, 74AXC, 74AXP [7]
1.5VLVCMOS74AUP, 74AUC, 74AXC, 74AXP [7]
1.2VLVCMOS74AUP, 74AUC, 74AXC, 74AXP [7]

More than two levels

3-value logic

Though rare, ternary computers evaluate base 3 three-valued or ternary logic using 3 voltage levels.

3-state logic

In three-state logic, an output device can be in one of three possible states: 0, 1, or Z, with the last meaning high impedance. This is not a voltage or logic level, but means that the output is not controlling the state of the connected circuit.

4-value logic

Four valued logic adds a fourth state, X (don't care), meaning the value of the signal is unimportant and undefined. It means that an input is undefined, or an output signal may be chosen for implementation convenience (see Karnaugh map § Don't cares).

9-level logic

IEEE 1164 defines 9 logic states for use in electronic design automation. The standard includes strong and weakly driven signals, high impedance and unknown and uninitialized states.

Multi-level cells

In solid-state storage devices, a multi-level cell stores data using multiple voltages. Storing n bits in one cell requires the device to reliably distinguish 2n distinct voltage levels.

Line coding

Digital line codes may use more than two states to encode and transmit data more efficiently. Examples include alternate mark inversion and 4B3T from telecommunications, and pulse-amplitude modulation variants used by Ethernet over twisted pair. For instance, 100BASE-TX uses MLT-3 encoding with three differential voltage levels (−1V, 0V, +1V) while 1000BASE-T encodes data using five differential voltage levels (−1V, −0.5V, 0V, +0.5V, +1V). [8] Once received, the line coding is converted back to binary.

See also

Related Research Articles

<span class="mw-page-title-main">MOSFET</span> Type of field-effect transistor

The metal–oxide–semiconductor field-effect transistor is a type of field-effect transistor (FET), most commonly fabricated by the controlled oxidation of silicon. It has an insulated gate, the voltage of which determines the conductivity of the device. This ability to change conductivity with the amount of applied voltage can be used for amplifying or switching electronic signals. The term metal–insulator–semiconductor field-effect transistor (MISFET) is almost synonymous with MOSFET. Another near-synonym is insulated-gate field-effect transistor (IGFET).

<span class="mw-page-title-main">Comparator</span> Device that compares two voltages or currents

In electronics, a comparator is a device that compares two voltages or currents and outputs a digital signal indicating which is larger. It has two analog input terminals and and one binary digital output . The output is ideally

Transistor–transistor logic (TTL) is a logic family built from bipolar junction transistors. Its name signifies that transistors perform both the logic function and the amplifying function, as opposed to earlier resistor–transistor logic (RTL) and diode–transistor logic (DTL).

<span class="mw-page-title-main">CMOS</span> Technology for constructing integrated circuits

Complementary metal–oxide–semiconductor is a type of metal–oxide–semiconductor field-effect transistor (MOSFET) fabrication process that uses complementary and symmetrical pairs of p-type and n-type MOSFETs for logic functions. CMOS technology is used for constructing integrated circuit (IC) chips, including microprocessors, microcontrollers, memory chips, and other digital logic circuits. CMOS technology is also used for analog circuits such as image sensors, data converters, RF circuits, and highly integrated transceivers for many types of communication.

<span class="mw-page-title-main">Inverter (logic gate)</span> Logic gate implementing negation

In digital logic, an inverter or NOT gate is a logic gate which implements logical negation. It outputs a bit opposite of the bit that is put into it. The bits are typically implemented as two differing voltage levels.

In digital electronics, the fan-out is the number of gate inputs driven by the output of another single logic gate.

<span class="mw-page-title-main">7400-series integrated circuits</span> Series of transistor–transistor logic integrated circuits

The 7400 series is a popular logic family of transistor–transistor logic (TTL) integrated circuits (ICs).

Bipolar CMOS (BiCMOS) is a semiconductor technology that integrates two semiconductor technologies, those of the bipolar junction transistor and the CMOS logic gate, into a single integrated circuit. In more recent times the bipolar processes have been extended to include high mobility devices using silicon–germanium junctions.

In computer engineering, a logic family is one of two related concepts:

<span class="mw-page-title-main">Pull-up resistor</span> Electrical component to ensure a known state for a signal

In electronic logic circuits, a pull-up resistor (PU) or pull-down resistor (PD) is a resistor used to ensure a known state for a signal. It is typically used in combination with components such as switches and transistors, which physically interrupt the connection of subsequent components to ground or to VCC. Closing the switch creates a direct connection to ground or VCC, but when the switch is open, the rest of the circuit would be left floating.

<span class="mw-page-title-main">Current-mode logic</span> Differential digital logic family

Current mode logic (CML), or source-coupled logic (SCL), is a digital design style used both for logic gates and for board-level digital signaling of digital data.

Diode logic constructs AND and OR logic gates with diodes and resistors.

Open collector, open drain, open emitter, and open source refer to integrated circuit (IC) output pin configurations that process the IC's internal function though a transistor with an exposed terminal that is internally unconnected. One of the IC's internal high or low voltage rails typically connects to another terminal of that transistor. When the transistor is off, the output is internally disconnected from any internal power rail, a state called "high-impedance" (Hi-Z). Open outputs configurations thus differ from push–pull outputs, which use a pair of transistors to output a specific voltage or current.

In integrated circuit design, dynamic logic is a design methodology in combinational logic circuits, particularly those implemented in metal–oxide–semiconductor (MOS) technology. It is distinguished from the so-called static logic by exploiting temporary storage of information in stray and gate capacitances. It was popular in the 1970s and has seen a recent resurgence in the design of high-speed digital electronics, particularly central processing units (CPUs). Dynamic logic circuits are usually faster than static counterparts and require less surface area, but are more difficult to design. Dynamic logic has a higher average rate of voltage transitions than static logic, but the capacitive loads being transitioned are smaller so the overall power consumption of dynamic logic may be higher or lower depending on various tradeoffs. When referring to a particular logic family, the dynamic adjective usually suffices to distinguish the design methodology, e.g. dynamic CMOS or dynamic SOI design.

In electrical engineering, noise margin is the maximum voltage amplitude of extraneous signal that can be algebraically added to the noise-free worst-case input level without causing the output voltage to deviate from the allowable logic voltage level. It is commonly used in at least two contexts as follows:

<span class="mw-page-title-main">PMOS logic</span> Family of digital circuits

PMOS or pMOS logic is a family of digital circuits based on p-channel, enhancement mode metal–oxide–semiconductor field-effect transistors (MOSFETs). In the late 1960s and early 1970s, PMOS logic was the dominant semiconductor technology for large-scale integrated circuits before being superseded by NMOS and CMOS devices.

A wired logic connection is a logic gate that implements boolean algebra (logic) using only passive components such as diodes and resistors. A wired logic connection can create an AND or an OR gate. Limitations include the inability to create a NOT gate, the lack of amplification to provide level restoration, and its constant ohmic heating for most logic which indirectly limits density of components and speed.

Low voltage complementary metal oxide semiconductor (LVCMOS) is a low voltage class of CMOS technology digital integrated circuits.

In digital electronics, a level shifter, also called level converter or logic level shifter, or voltage level translator, is a circuit used to translate signals from one logic level or voltage domain to another, allowing compatibility between integrated circuits with different voltage requirements, such as TTL and CMOS. Modern systems use level shifters to bridge domains between processors, logic, sensors, and other circuits. In recent years, the three most common logic levels have been 1.8V, 3.3V, and 5V, though levels above and below these voltages are also used.

References

  1. ↑ "Coding Style Guidelines" (PDF). Xilinx . Retrieved 2017-08-17.
  2. ↑ Balch, Mark (2003). Complete Digital Design: A Comprehensive Guide To Digital Electronics And Computer System Architecture. McGraw-Hill Professional. p. 430. ISBN   978-0-07-140927-8.
  3. 1 2 "Logic signal voltage levels". All About Circuits. Retrieved 2015-03-29.
  4. 1 2 "HEF4000B Family Specifications" (PDF). Philips Semiconductors. January 1995. Archived from the original (PDF) on March 4, 2016. Parametric limits are guaranteed for VDD of 5V, 10V, and 15V.
  5. 1 2 "AppNote 319 - Comparison of MM74HC to 74LS, 74S and 74ALS Logic" (PDF). Fairchild Semiconductor. June 1983. Archived (PDF) from the original on October 24, 2021.
  6. 1 2 "AHC/AHCT Designer's Guide" (PDF). Texas Instruments. September 1998. Archived (PDF) from the original on April 13, 2018. Technical Comparison of AHC / HC / AC (CMOS I/O) and AHCT / HCT / ACT (TTL I/O) Logic Families
  7. 1 2 3 4 5 6 "Little Logic Guide" (PDF). Texas Instruments. 2018. Archived (PDF) from the original on April 3, 2021. Logic Voltage Graph (page4)
  8. ↑ Thompson, Geoff (13 November 1997). How 1000BASE-T Works (PDF). IEEE802.3 Plenary. Montreal . Retrieved 2023-11-21.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.