Fireplane

Last updated

Fireplane is a computer internal interconnect created by Sun Microsystems.

The Fireplane interconnect architecture is an evolutionary development of Sun's previous Ultra Port Architecture (UPA). It was introduced in October 2000 as the processor I/O interconnect in the Sun Blade 1000 workstation, followed in early 2001 by its use in the Sun Fire and Sun Fire 15K series enterprise servers. [1] These coincided with the popular expansion of the web in the dot com boom and a shift of Sun's main market from Unix workstations to datacenter servers such as the Starfire, supporting high traffic web sites.

Peak performance (in the Sun Blade 1000) reached 67.2 GBytes/second or a sustained 9.6 Gbit/s (2.4 Gbit/s for each processor). [2]

Each generation of Sun architecture had involved upgraded processors and matching upgrades to the bus or interconnect architectures that supported them. [3] [4] By this time, fast access to memory was becoming more important than simple CPU instruction speed for overall performance. Multiprocessors, shared memory, memory caching and switching between CPU and memory were technologies necessary to achieve this.

The Sun Fire 15K series frame allows 18 combined processor and memory expander boards. Each board comprises four processors, four memory modules and I/O processors. The Fireplane interconnect uses 18×18 crossbar switches to connect between them. [5] Overall peak bandwidth through the interconnect is 43 Gbytes per second.

As memory architectures increase in complexity, maintaining cache coherence becomes a greater problem than simple connectivity. Fireplane represents a substantial advance over previous interconnects in this aspect. [6] It combines both snoopy cache [7] and point-to-point directory-based models to give a two-level cache coherence model. [8] Snoopy buses are used primarily for single buses with small numbers of processors; directory models are used for larger numbers of processors. [4] Fireplane combines both, to give a scalable shared memory architecture.

Each expander board implements snooping across the board, with directory coherence across the interconnect. Each board is considered as a 'snooping coherence domain'. Small to mid-sized Fireplane systems, up to 24 processors, use a single coherence domain. [6] Larger systems with more processors use multiple coherence domains across their backplane interconnect. [6] Competing systems from makers such as SGI or the HP Superdome series [9] use only a single level of coherency support and so require the more complex directory coherence to be used throughout.

Fireplane used for smaller servers and workstations is optimised for their single domain performance. They use an increased system clock by 50% to 150 MHz. Snoops per clock cycle are also doubled from one half to one. Together these allow a snooping bandwidth of 150 million addresses per second. [5]

Related Research Articles

Sun Microsystems Defunct American computer hardware and software company

Sun Microsystems, Inc. was an American technology company that sold computers, computer components, software, and information technology services and created the Java programming language, the Solaris operating system, ZFS, the Network File System (NFS), VirtualBox, and SPARC microprocessors. Sun contributed significantly to the evolution of several key computing technologies, among them Unix, RISC processors, thin client computing, and virtualized computing. Sun was founded on February 24, 1982. At its height, the Sun headquarters were in Santa Clara, California, on the former west campus of the Agnews Developmental Center.

Non-uniform memory access Computer memory design used in multiprocessing

Non-uniform memory access (NUMA) is a computer memory design used in multiprocessing, where the memory access time depends on the memory location relative to the processor. Under NUMA, a processor can access its own local memory faster than non-local memory. The benefits of NUMA are limited to particular workloads, notably on servers where the data is often associated strongly with certain tasks or users.

The 88000 is a RISC instruction set architecture developed by Motorola during the 1980s. The MC88100 arrived on the market in 1988, some two years after the competing SPARC and MIPS. Due to the late start and extensive delays releasing the second-generation MC88110, the m88k achieved very limited success outside of the MVME platform and embedded controller environments. When Motorola joined the AIM alliance in 1991 to develop the PowerPC, further development of the 88000 ended.

Workstation High-end computer designed for technical or scientific applications

A workstation is a special computer designed for technical or scientific applications. Intended primarily to be used by one person at a time, they are commonly connected to a local area network and run multi-user operating systems. The term workstation has also been used loosely to refer to everything from a mainframe computer terminal to a PC connected to a network, but the most common form refers to the class of hardware offered by several current and defunct companies such as Sun Microsystems, Silicon Graphics, Apollo Computer, DEC, HP, NeXT and IBM which opened the door for the 3D graphics animation revolution of the late 1990s.

Scalable Coherent Interface High-speed interconnect standard for shared memory multiprocessing and message passing

The Scalable Coherent Interface or Scalable Coherent Interconnect (SCI), is a high-speed interconnect standard for shared memory multiprocessing and message passing. The goal was to scale well, provide system-wide memory coherence and a simple interface; i.e. a standard to replace existing buses in multiprocessor systems with one with no inherent scalability and performance limitations.

Cache coherence Property of shared data being read as the same value across different execution units, without data races

In computer architecture, cache coherence is the uniformity of shared resource data that ends up stored in multiple local caches. When clients in a system maintain caches of a common memory resource, problems may arise with incoherent data, which is particularly the case with CPUs in a multiprocessing system.

SBus

SBus is a computer bus system that was used in most SPARC-based computers from Sun Microsystems and others during the 1990s. It was introduced by Sun in 1989 to be a high-speed bus counterpart to their high-speed SPARC processors, replacing the earlier VMEbus used in their Motorola 68020- and 68030-based systems and early SPARC boxes. When Sun moved to open the SPARC definition in the early 1990s, SBus was likewise standardized and became IEEE-1496. In 1997 Sun started to migrate away from SBus to the Peripheral Component Interconnect (PCI) bus, and today SBus is no longer used.

Bus snooping or bus sniffing is a scheme by which a coherency controller (snooper) in a cache monitors or snoops the bus transactions, and its goal is to maintain a cache coherency in distributed shared memory systems. A cache containing a coherency controller (snooper) is called a snoopy cache. This scheme was introduced by Ravishankar and Goodman in 1983.

Sun Enterprise

Sun Enterprise is a range of UNIX server computers produced by Sun Microsystems from 1996 to 2001. The line was launched as the Sun Ultra Enterprise series; the Ultra prefix was dropped around 1998. These systems are based on the 64-bit UltraSPARC microprocessor architecture and related to the contemporary Ultra series of computer workstations. Like the Ultra series, they run Solaris. Various models, from single-processor entry-level servers to large high-end multiprocessor servers were produced. The Enterprise brand was phased out in favor of the Sun Fire model line from 2001 onwards.

Cache only memory architecture (COMA) is a computer memory organization for use in multiprocessors in which the local memories at each node are used as cache. This is in contrast to using the local memories as actual main memory, as in NUMA organizations.

HP 9000

HP 9000 is a line of workstation and server computer systems produced by the Hewlett-Packard (HP) Company. The native operating system for almost all HP 9000 systems is HP-UX, which is based on UNIX System V.

System bus Single computer bus that connects the major components of a computer system

A system bus is a single computer bus that connects the major components of a computer system, combining the functions of a data bus to carry information, an address bus to determine where it should be sent or read from, and a control bus to determine its operation. The technique was developed to reduce costs and improve modularity, and although popular in the 1970s and 1980s, more modern computers use a variety of separate buses adapted to more specific needs.

UltraSPARC T1 Microprocessor by Sun Microsystems

Sun Microsystems' UltraSPARC T1 microprocessor, known until its 14 November 2005 announcement by its development codename "Niagara", is a multithreading, multicore CPU. Designed to lower the energy consumption of server computers, the CPU typically uses 72 W of power at 1.4 GHz.

The Firefly cache coherence protocol is the schema used in the DEC Firefly multiprocessor workstation, developed by DEC Systems Research Center. This protocol is a 3 State Write Update Cache Coherence Protocol. Unlike the Dragon protocol, the Firefly protocol updates the Main Memory as well as the Local caches on Write Update Bus Transition. Thus the Shared Clean and Shared Modified States present in case of Dragon Protocol, are not distinguished between in case of Firefly Protocol.

HP Superdome

The HP Superdome is a high-end server computer developed and produced by Hewlett Packard Enterprise. The latest version of product, "Superdome 2" was introduced in 2010. Superdome 2 scales from 2 to 32 sockets and 4 TB of memory. When introduced in 2000, the Superdome used PA-RISC processors. Since 2002, there has been another version of the machine based on Itanium 2 processors, marketed in parallel as the HP Integrity Superdome. The classic PA-RISC Superdome was subsequently rebranded to HP 9000 Superdome. The predecessor to the Superdome was the HP V-Class.

The SPARC64 V (Zeus) is a SPARC V9 microprocessor designed by Fujitsu. The SPARC64 V was the basis for a series of successive processors designed for servers, and later, supercomputers.

UltraSPARC III

The UltraSPARC III, code-named "Cheetah", is a microprocessor that implements the SPARC V9 instruction set architecture (ISA) developed by Sun Microsystems and fabricated by Texas Instruments. It was introduced in 2001 and operates at 600 to 900 MHz. It was succeeded by the UltraSPARC IV in 2004. Gary Lauterbach was the chief architect.

SPARC T5

SPARC T5 is the fifth generation multicore microprocessor of Oracle's SPARC T series family. It was first presented at Hot Chips 24 in August 2012, and was officially introduced with the Oracle SPARC T5 servers in March 2013. The processor is designed to offer high multithreaded performance, as well as high single threaded performance from the same chip.

In computer engineering, directory-based cache coherence is a type of cache coherence mechanism, where directories are used to manage caches in place of snoopy methods due to their scalability. Bus snooping methods scale poorly due to the use of broadcasting. These methods can be used to target both performance and scalability of directory systems.

Directory-based coherence is a mechanism to handle Cache coherence problem in Distributed shared memory (DSM) a.k.a. Non-Uniform Memory Access (NUMA). Another popular way is to use a special type of computer bus between all the nodes as a "shared bus". Directory-based coherence uses a special directory to serve instead of the shared bus in the bus-based coherence protocols. Both of these designs use the corresponding medium as tool to facilitate the communication between different nodes, and to guarantee that the coherence protocol is working properly along all the communicating nodes. In directory based cache coherence, this is done by using this directory to keep track of the status of all cache blocks, the status of each block includes in which cache coherence "state" that block is, and which nodes are sharing that block at that time, which can be used to eliminate the need to broadcast all the signals to all nodes, and only send it to the nodes that are interested in this single block.

References

  1. ↑ "SUN FIRE 4810 Midframe Server" (PDF).
  2. ↑ Gian-Paolo Musumeci; Michael Kosta Loukides (2002). System Performance Tuning (2nd ed.). O'Reilly Media. pp. 69–70. ISBN   059600284X.
  3. ↑ Charlesworth, Alan (2001). "The Sun Fireplane System Interconnect" (PDF). ACM. p. 2. Archived from the original (PDF) on 2015-04-02. Retrieved 2015-03-18.
  4. 1 2 Farrell, Ryan (October 2005). "The Sun Fireplane System Interconnect" (PDF). p. 2.
  5. 1 2 "1.3.1 Sun Fireplane Interconnect Architecture". Sun Fire 15K/12K Systems Introduction.
  6. 1 2 3 Charlesworth 2001 , p. 3
  7. ↑ "Snooping". PCI System Architecture. Addison-Wesley Professional. 1995. p. Appendix A. ISBN   0201309742.
  8. ↑ Charlesworth 2001 , p. 1
  9. ↑ "HP Superdome White Paper" (PDF). Hewlett Packard. September 2000. Archived from the original (PDF) on 2001-06-12.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.