Arteris

Last updated
Arteris, Inc.
Company type Public
Industry
Founded2004;21 years ago (2004)
Headquarters Campbell, California, United States
Key people
K. Charles Janac (CEO)
ProductsNetwork-on-Chip interconnect IP
RevenueUS $50.4 million (2022) [1]
Number of employees
250 (2023)
Website www.arteris.com

Arteris, Inc. is a multinational technology firm headquartered in Campbell, California. [2] It develops the Network-on-Chip (NoC) on-chip interconnect IP and System-on-Chip (SoC) integration automation software used to create semiconductor designs for a variety of devices, particularly in automotive electronics, artificial intelligence/machine learning and consumer markets. [3] [4] The company specializes in the development and distribution of Network-on-Chip (NoC) interconnect Intellectual Property (IP) and SoC integration automation products used in the development of systems-on-chip.

Contents

It is best known for its flagship product, Arteris FlexNoC, which by 2022 has shipped in over 3 billion devices. The company offers a cache coherent interconnect IP product line called Ncore as well as a last level cache called CodaCache. [5] [6] As a result of its acquisition of Magillem Design Services and Semifore, the company also offers a suite of IEEE-1685 IP-XACT and SystemRDL standards-based SoC Integration automation software products.

History

Arteris was founded in 2004 by Philippe Boucard and two other engineering executives who had worked together at T.Sqware, a startup that was acquired by Globespan. [7] [8] [9] Company executives wished to address problems with existing monolithic bus and crossbar interconnect technologies, such as wire and routing congestion, increased heat and power consumption, failed timing closure, and increased die area. [4] [10] The firm’s leadership sought and received venture capital totaling $44.1 million for the creation of its new technology from investors, including ARM Holdings, Crescendo Ventures, DoCoMo Capital, Qualcomm, Synopsys, TVM Capital, and Ventech. [11] [12]

By 2006, Arteris developed the first commercially available NoC IP product, called NoC Solution, followed in 2009 by a more advanced product, FlexNoC. [4] [13] [14] The products used “packetization and a distributed network of small interconnect elements to address congestion, timing, power and performance issues.” [4] [15] Arteris marketed FlexNoC as an improvement on traditional SoCs interconnect fabrics, citing its reduction in gate count by 30 percent, reduction of wires by 50 percent, and a more compact chip floor as compared to a functionally equivalent hybrid bus or crossbar. [2] [10] [16]

Designers of SoCs began to take advantage of the technology’s increased design efficiency, flexibility, and a significant reduction in production costs. [16] [17] [18] [19] By 2012, the company had over 40 semiconductor customers, including Qualcomm, Samsung, Texas Instruments, Toshiba, and LG Electronics, with 200 million SoCs being produced with Arteris IP. [4] The company’s volume is projected to grow to over 1 billion units per year by 2015. [4]

In October 2013, Qualcomm Technologies, Inc. acquired the FlexNoC network-on-chip product portfolio, but Arteris retained existing customer contracts and to continue licensing FlexNoC and modifying the source code for customer support. Qualcomm will provide engineering deliverables for the FlexNoC product line and updates to Arteris. Qualcomm does not maintain any ownership interest in Arteris. [20] [21]

In September 2014, Arteris launched the Arteris FlexNoC Resilience Package, which added functional safety mechanisms to the FlexNoC interconnect IP useful for ISO 26262 and IEC 61508 standards compliance. [22]

In May 2016, Arteris released its first version of the Ncore Cache Coherent Interconnect IP product with optional support for functional safety. [23]

Arteris presented the Ncore Cache Coherent Interconnect IP version 3 and the optional Ncore Resilience Package for functional safety at the Linley Processor Conference in October 2017. [24]

In 2020, Arteris acquired Magillem Design Services, adding a suite of IP-XACT-based products for automating the creation of systems-on-chip and their associated software and firmware, verification and simulation platforms, and specifications and customer documentation. [25] [26]

In 2021, Arteris announced the pricing of its initial public offering (IPO), listing under Nasdaq:AIP. [27] [28]

In 2023, Arteris acquired Semifore, a provider of Hardware-Software Interface technology, to accelerate system-on-chip development and integration automation. [29]

Licensees

Arteris claims to have had 200 licensees of its products since its inception in 2004 with over 600 chip designs created with its IP products, with deployments in over 3 billion chips. [30] [31]

These licensees include top-20 semiconductor makers Samsung Electronics, NXP, Texas Instruments, STMicroelectronics, Renesas Electronics, and multiple divisions of Intel composed of acquired companies Mobileye, Altera, and Movidius. [32] [33] [34] [35] [36] [37] [38] [39] [40]

Arteris has also signed many licensees creating electronics for autonomous vehicles and electric vehicles. Arteris IP is in multiple generations of Intel Mobileye's EyeQ series of Advanced Driver-Assistance Systems (ADAS) as well as automotive systems from Bosch, NXP, STMicroelectronics and many others. [38] [41] [42] [43] [33] [36]

Other publicly announced licensees of Arteris products include Baidu, SK Telecom, Canaan Creative, Bitmain, Aeva, Hailo, Black Sesame Technologies, Kyocera, Displaylink, Hailo, Hyundai Mobis, Microchip, SiMa.ai, Socionext, Tenstorrent. [44] [45] [46] [47] [48]

Products

Arteris offers system IP for the acceleration of system-on-chip (SoC) development. [49] Their network-on-chip (NoC) interconnect IP and SoC integration automation software enable higher product performance with lower power consumption. [50]

Semiconductor IP

IP products based on Network-on-chip technology include:

Optional packages for the above products include:

SoC Integration Automation

Software products to accelerated system-on-chip integration, based on the IEEE 1685 IP-XACT standard include:

Related Research Articles

<span class="mw-page-title-main">System on a chip</span> Micro-electronic component

A system on a chip or system-on-chip is an integrated circuit that integrates most or all components of a computer or electronic system. These components usually include an on-chip central processing unit (CPU), memory interfaces, input/output devices and interfaces, and secondary storage interfaces, often alongside other components such as radio modems and a graphics processing unit (GPU) – all on a single substrate or microchip. SoCs may contain digital and also analog, mixed-signal and often radio frequency signal processing functions.

XScale is a microarchitecture for central processing units initially designed by Intel implementing the ARM architecture instruction set. XScale comprises several distinct families: IXP, IXC, IOP, PXA and CE, with some later models designed as system-on-a-chip (SoC). Intel sold the PXA family to Marvell Technology Group in June 2006. Marvell then extended the brand to include processors with other microarchitectures, like Arm's Cortex.

PowerVR is a division of Imagination Technologies that develops hardware and software for 2D and 3D rendering, and for video encoding, decoding, associated image processing and DirectX, OpenGL ES, OpenVG, and OpenCL acceleration. PowerVR also develops AI accelerators called Neural Network Accelerator (NNA).

The Arm Advanced Microcontroller Bus Architecture (AMBA) is an open-standard, on-chip interconnect specification for the connection and management of functional blocks in system-on-a-chip (SoC) designs. It facilitates development of multi-processor designs with large numbers of controllers and components with a bus architecture. Since its inception, the scope of AMBA has, despite its name, gone far beyond microcontroller devices. Today, AMBA is widely used on a range of ASIC and SoC parts including applications processors used in modern portable mobile devices like smartphones. AMBA is a registered trademark of Arm Ltd.

Qualcomm Atheros is a developer of semiconductor chips for network communications, particularly wireless chipsets. The company was founded under the name T-Span Systems in 1998 by experts in signal processing and VLSI design from Stanford University, the University of California, Berkeley, and private industry. The company was renamed Atheros Communications in 2000 and it completed an initial public offering in February 2004, trading on the NASDAQ under the symbol ATHR.

<span class="mw-page-title-main">Network on a chip</span> Electronic communication subsystem on an integrated circuit

A network on a chip or network-on-chip is a network-based communications subsystem on an integrated circuit ("microchip"), most typically between modules in a system on a chip (SoC). The modules on the IC are typically semiconductor IP cores schematizing various functions of the computer system, and are designed to be modular in the sense of network science. The network on chip is a router-based packet switching network between SoC modules.

Adreno is a series of graphics processing unit (GPU) semiconductor intellectual property cores developed by Qualcomm and used in many of their SoCs.

<span class="mw-page-title-main">MediaTek</span> Taiwanese fabless semiconductor company

MediaTek Inc., sometimes informally abbreviated as MTK, is a Taiwanese fabless semiconductor company that designs and manufactures a range of semiconductor products, providing chips for wireless communications, high-definition television, handheld mobile devices like smartphones and tablet computers, navigation systems, consumer multimedia products and digital subscriber line services as well as optical disc drives.

IP-XACT, also known as IEEE 1685, is an XML format that defines and describes individual, re-usable electronic circuit designs to facilitate their use in creating integrated circuits. IP-XACT was created by the SPIRIT Consortium as a standard to enable automated configuration and integration through tools and evolving into an IEEE standard.

A three-dimensional integrated circuit is a MOS integrated circuit (IC) manufactured by stacking as many as 16 or more ICs and interconnecting them vertically using, for instance, through-silicon vias (TSVs) or Cu-Cu connections, so that they behave as a single device to achieve performance improvements at reduced power and smaller footprint than conventional two dimensional processes. The 3D IC is one of several 3D integration schemes that exploit the z-direction to achieve electrical performance benefits in microelectronics and nanoelectronics.

<span class="mw-page-title-main">Qualcomm Snapdragon</span> Suite of system-on-a-chip (SoC) semiconductor products

Snapdragon is a suite of system-on-chip (SoC) semiconductor products for mobile devices designed and marketed by Qualcomm, who often refers to these SoCs as "mobile platforms". They typically integrate central processing units (CPU) based on the ARM architecture, a graphics processing unit (GPU), some digital signal processors (DSP), and may or may not include a cellular modem. Snapdragon semiconductors are designed for embedded systems, e.g., smartphones, netbooks, and vehicles. In addition to the processors, the lineup also includes modems, Wi-Fi chips and mobile charging products.

Vivante Corporation was a fabless semiconductor company headquartered in Sunnyvale, California, with an R&D center in Shanghai, China. The company was founded in 2004 as GiQuila and focused on the portable gaming market. The company's first product was a DirectX-compatible graphics processing unit (GPU) capable of playing PC games. In 2007, GiQuila changed its name to Vivante and shifted the direction of the company to the design and licensing of embedded graphics processing unit designs. The company licensed its Mobile Visual Reality to semiconductor solution providers, serving embedded computing markets for mobile gaming, high-definition home entertainment, image processing, and automotive display and entertainment.

Rockchip is a Chinese fabless semiconductor company based in Fuzhou, Fujian province. It has offices in Shanghai, Beijing, Shenzhen, Hangzhou and Hong Kong. It designs system on a chip (SoC) products, using the ARM architecture licensed from ARM Holdings for the majority of its projects.

<span class="mw-page-title-main">ARM Cortex-A15</span> Family of microprocessor cores with ARM microarchitecture

The ARM Cortex-A15 MPCore is a 32-bit processor core licensed by ARM Holdings implementing the ARMv7-A architecture. It is a multicore processor with out-of-order superscalar pipeline running at up to 2.5 GHz.

<span class="mw-page-title-main">Integrated Device Technology</span> U.S. semiconductor manufacturer

Integrated Device Technology, Inc. (IDT), was an American semiconductor company headquartered in San Jose, California. The company designed, manufactured, and marketed low-power, high-performance mixed-signal semiconductor products for the advanced communications, computing, and consumer industries. The company marketed its products primarily to original equipment manufacturers (OEMs). Founded in 1980, the company began as a provider of complementary metal-oxide semiconductors (CMOS) for the communications business segment and computing business segments. The company focused on three major areas: communications infrastructure, high-performance computing, and advanced power management. Between 2018 and 2019, IDT was acquired by Renesas Electronics.

Hexagon is the brand name for a family of digital signal processor (DSP) and later neural processing unit (NPU) products by Qualcomm. Hexagon is also known as QDSP6, standing for “sixth generation digital signal processor.” According to Qualcomm, the Hexagon architecture is designed to deliver performance with low power over a variety of applications.

<span class="mw-page-title-main">Allwinner Technology</span> Fabless semiconductor company

Allwinner Technology Co., Ltd is a Chinese fabless semiconductor company specialized in mixed-signal systems on a chips (SoC). The company is headquartered in Zhuhai, Guangdong, China.

<span class="mw-page-title-main">Imageon</span>

Imageon was a series of media coprocessors and mobile chipsets produced by ATI in 2002–2008, providing graphics acceleration and other multimedia features for handheld devices such as mobile phones and Personal Digital Assistants (PDAs). AMD later sold the Imageon mobile handheld graphics division to Qualcomm in 2009, where it was used exclusively inside their Snapdragon SoC processors under the Adreno brand name.

Heterogeneous computing refers to systems that use more than one kind of processor or core. These systems gain performance or energy efficiency not just by adding the same type of processors, but by adding dissimilar coprocessors, usually incorporating specialized processing capabilities to handle particular tasks.

Compute Express Link (CXL) is an open standard interconnect for high-speed, high capacity central processing unit (CPU)-to-device and CPU-to-memory connections, designed for high performance data center computers. CXL is built on the serial PCI Express (PCIe) physical and electrical interface and includes PCIe-based block input/output protocol (CXL.io) and new cache-coherent protocols for accessing system memory (CXL.cache) and device memory (CXL.mem). The serial communication and pooling capabilities allows CXL memory to overcome performance and socket packaging limitations of common DIMM memory when implementing high storage capacities.

References

  1. ↑ https://ir.arteris.com/news-releases/news-release-details/arteris-announces-financial-results-fourth-quarter-and-full-0
  2. 1 2 "MegaChips Licenses Arteris FlexNoC Fabric IP for Next-Generation Imaging SoCs". Electronic Engineering Journal. Retrieved 18 July 2013.
  3. ↑ Schubarth, Cromwell. "12 from Silicon Valley make 2012 Inc. 500 list". Silicon Valley Business Journal. Retrieved 18 July 2013.
  4. 1 2 3 4 5 6 "Arteris President and CEO K. Charles Janac Named Finalist of the Prestigious UBM Electronics ACE Awards in the Innovator of the Year Category". Yahoo! Finance. Retrieved 18 July 2013.
  5. ↑ "Arteris Unveils Ncore Cache Coherent Interconnect for Efficient Heterogeneous Multicore SoC Designs". Archived from the original on 2020-08-05. Retrieved 2021-09-30.
  6. ↑ "Arteris Announces CodaCache™️ Standalone Last Level Cache". Archived from the original on 2019-11-12. Retrieved 2021-09-30.
  7. ↑ "Arteris". SemiWiki.com. Archived from the original on 20 August 2013. Retrieved 18 July 2013.
  8. ↑ "Products". Arteris.com. Retrieved 18 July 2013.
  9. ↑ "Infos Legales Arteris". Corporama. Retrieved 18 July 2013.
  10. 1 2 "About Arteris". LinkedIn. Retrieved 18 July 2013.
  11. ↑ Takahashi, Dean. "Arteris raises $9.7M in fourth round for chip design tools". VentureBeat. Retrieved 18 July 2013.
  12. ↑ "Carbon and Arteris Partner to Deliver Interconnect Models to SoC Designers". Electronic Engineering Journal. Retrieved 18 July 2013.
  13. ↑ Clarke, Peter. "Network-on-chip firm upgrades IP library, tool set". EE Times. Retrieved 18 July 2013.
  14. ↑ "Arteris, Inc". TVM Capital Technology. Archived from the original on 20 November 2012. Retrieved 18 July 2013.
  15. ↑ Moyer, Bryon. "Networks on a Chip Not Just Another NoC NoC Joke". Electronic Engineering Journal. Retrieved 18 July 2013.
  16. 1 2 Handy, Jim. "NoC Interconnect Improves SoC Economics" (PDF). Objective Analysis. Retrieved 18 July 2013.
  17. ↑ "Synopsys and Arteris Develop IP Solution to Reduce Mobile Phone Memory Costs". Electronics Engineering Journal. Retrieved 18 July 2013.
  18. ↑ "Synopsys and Arteris Enable Earlier Multicore SoC Architecture Optimization with Faster Turnaround Times". Electronic Engineering Journal. Retrieved 18 July 2013.
  19. ↑ "Arteris, EVE Strengthen Partnership to Provide Enhanced Design Flow for Mobile, Wireless SoCs". Electronic Engineering Journal. Retrieved 18 July 2013.
  20. ↑ "Certain Arteris Technology Assets Acquired" . Retrieved 5 September 2014.
  21. ↑ "Qualcomm acquires Arteris' NoC tech assets, team" . Retrieved 5 September 2014.
  22. ↑ "Arteris FlexNoC Resilience Package Enhances Redundancy, Fault Tolerance for Mission Critical Systems-on-Chip". Archived from the original on 2020-12-04. Retrieved 2021-09-30.
  23. ↑ Frumusanu, Andrei. "Arteris Announces Ncore Cache-Coherent Interconnect". AnandTech. Archived from the original on 2020-12-05. Retrieved 30 September 2021.
  24. ↑ "ArterisIP announces Ncore 3 Cache Coherent Interconnect". Design And Reuse. Retrieved 2023-11-15.
  25. ↑ Flaherty, Nick. "Arteris IP buys assets of Magillem Design Services". EE News Embedded. Archived from the original on 2021-09-30. Retrieved 30 September 2021.
  26. ↑ Shuler, Kurt. "An Acquisition To Streamline SoC Integration". Semiconductor Engineering. Archived from the original on 2021-02-27. Retrieved 30 September 2021.
  27. ↑ "Arteris IP Announces Pricing of Initial Public Offering - Arteris" . Retrieved 2023-11-15.
  28. ↑ "Arteris, Inc. Common Stock". nasdaq.com. 2023-11-15. Retrieved 2023-11-15.
  29. ↑ "Arteris Acquires Semifore to Accelerate System-on-Chip Development - Arteris" . Retrieved 2023-11-15.
  30. ↑ "Arteris® IP Announces 4D LiDAR Pioneer Aeva as its 200th Customer". Archived from the original on 2021-09-28. Retrieved 2021-09-30.
  31. ↑ "Arteris® IP Adds a Record 28 New Licensees in 2020". Archived from the original on 2021-03-03. Retrieved 2021-09-30.
  32. ↑ "Arteris® IP FlexNoC® Interconnect Products Again Licensed by Samsung Foundry for Worldwide Use". Archived from the original on 2021-04-11. Retrieved 2021-09-30.
  33. 1 2 "ArterisIP Ncore Cache Coherent Interconnect and Resilience Package Licensed by NXP". Archived from the original on 2021-01-22. Retrieved 2021-09-30.
  34. ↑ "Silicon-Proven Arteris IP Ncore® Cache Coherent Interconnect Implemented in Toshiba ISO 26262-Compliant ADAS Chip". Archived from the original on 2021-03-06. Retrieved 2021-09-30.
  35. ↑ "Arteris FlexNoC Helps Enable Texas Instruments Wireless Connectivity for the Internet of Things (IoT)". Archived from the original on 2021-03-02. Retrieved 2021-09-30.
  36. 1 2 "Arteris FlexNoC Resilience Package IP Licensed by STMicroelectronics". Archived from the original on 2021-02-27. Retrieved 2021-09-30.
  37. ↑ "ArterisIP FlexNoC Interconnect Licensed by Renesas". Archived from the original on 2019-09-14. Retrieved 2021-09-30.
  38. 1 2 "Arteris IP Ncore® and FlexNoC® Interconnects and Resilience Packages Licensed by Mobileye for AI-Powered EyeQ Chips". Archived from the original on 2021-01-22. Retrieved 2021-09-30.
  39. ↑ "Altera Licenses Arteris FlexNoC Interconnect Fabric IP for System-on-Chip Products". Archived from the original on 2021-03-02. Retrieved 2021-09-30.
  40. ↑ "Arteris FlexNoC Interconnect IP is Licensed by Movidius for Ultra-Low Power Machine Learning and Vision Processing". Archived from the original on 2021-03-02. Retrieved 2021-09-30.
  41. ↑ "Arteris FlexNoC Physical and FlexNoC Resilience Packages Licensed by Mobileye for Next-Generation Advanced Driver Assistance Systems (ADAS)". Archived from the original on 2021-03-01. Retrieved 2021-09-30.
  42. ↑ "Arteris Network-on-Chip (NoC) IP Selected by Mobileye for Camera-Based Driver Assistance Systems (DAS) SoC". Archived from the original on 2021-03-01. Retrieved 2021-09-30.
  43. ↑ "Arteris® IP FlexNoC® Interconnect Products Licensed by Bosch for Multiple Automotive Chips". Archived from the original on 2021-01-22. Retrieved 2021-09-30.
  44. ↑ "Who's Who in AI SoCs". EE Times. Archived from the original on 2021-10-01. Retrieved 30 September 2021.
  45. ↑ "Arteris IP Customers". Archived from the original on 2021-03-02. Retrieved 2021-09-30.
  46. ↑ "Arteris Press Releases". Archived from the original on 2021-01-18. Retrieved 2021-09-30.
  47. ↑ https://www.arteris.com/press-releases/flexnoc_licensed_by_microchip
  48. ↑ "Tenstorrent Selects Arteris IP for AI High-Performance Computing and Datacenter RISC-V Chiplets - Arteris" . Retrieved 2023-11-15.
  49. ↑ "Andes Technology and Arteris Partner To Accelerate RISC-V SoC Adoption". design-reuse.com. 2024-05-21. Retrieved 2024-06-04.
  50. 1 2 "Arteris Revs New Version of Its Cache Coherent Interconnect IP". allaboutcircuits.com. 2024-03-13. Retrieved 2024-06-04.
  51. ↑ "FlexNoC 5 Network-on-Chip (NoC)". design-reuse.com. Retrieved 2024-06-04.
  52. ↑ "CodaCache: Helping to Break the Memory Wall". semiengineering.com. 2020-08-04. Retrieved 2024-06-04.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.