![]() | |
Manufacturer | Honeywell Inc. |
---|---|
Release date | 1970 |
Operating system | GCOS, Multics, CP-6 |
Predecessor | GE-600 series |
The Honeywell 6000 series computers were rebadged versions of General Electric's 600-series mainframes manufactured by Honeywell International, Inc. from 1970 to 1989. Honeywell acquired the line when it purchased GE's computer division in 1970 and continued to develop them under a variety of names for many years. In 1989, Honeywell sold its computer division to the French company Groupe Bull who continued to market compatible machines.
The high-end model was the 6080, with performance approximately 1 MIPS. Smaller models were the 6070, 6060, 6050, 6040, and 6030. In 1973, a low-end 6025 was introduced. [1] The models with an even number as the next-to-last digit of the model number included an Enhanced Instruction Set feature (EIS), which added decimal arithmetic and storage-to-storage operations to the original word-oriented architecture. [2]
In 1973, Honeywell introduced the 6180, a 6000-series machine with addressing modifications to support the Multics operating system. In 1974, Honeywell released the 68/80 which added cache memory in each processor and support for a large (2-8 million word) directly addressable memory. [3] In 1975, the 6000-series systems were renamed as Level 66, which were slightly faster (to 1.2 MIPS) and offered larger memories. In 1977, the line was again renamed 66/DPS, and in 1979 to DPS-8, again with a small performance improvement to 1.7 MIPS. [4] The Multics model was the DPS-8/M. [5]
6000-series systems were said to be "memory oriented" — a system controller in each memory module arbitrated requests from other system components (processors, etc.). Memory modules contained 128 K words of 1.2 μs 36-bit words; a system could support one or two memory modules for a maximum of 256 K words (1 MB of 9-bit bytes). Each module provided two-way interleaved memory.
Devices called Input/Output Multiplexers (IOMs) served as intelligent I/O controllers for communication with most peripherals. The IOM supported two different types of peripheral channels: Common Peripheral Channels could handle data transfer rates up to 650,000 cps; Peripheral Subsystem Interface Channels allowed transfers up to 1.3 million cps.
The 6000 supported multiple processors and IOMs. [6] Each processor and IOM had four ports for connection to memory; each memory module had eight ports for communication with other system components, with an interrupt cell for each port. [7]
Memory protection and relocation was accomplished using a base and bounds register in the processor, the Base Address Register (BAR). The IOM was passed the contents of the BAR for each I/O request, allowing it to use virtual rather than physical addresses.
A variety of communications controllers could also be used with the system. The older DATANET-30 and the DATANET 305— intended for smaller systems with up to twelve terminals attached to an IOM. [8] The DATANET 355 processor attached directly to the system controller in a memory module and was capable of supporting up to 200 terminals.
The CPU operates on 36-bit words, [9] and addresses are 18 bits. The Accumulator Register (AQ) was 72 bits, or could be accessed separately as two 36-bit registers (A and Q) or four 18-bit registers (AU, AL, QU, QL). An eight-bit Exponent Register contained the exponent for floating point operations (the mantissa was in AQ). There were eight eighteen-bit index registers X0 through X7. [10]
The 18-bit Base Address Register (BAR) contains the base address and number of 1024-word blocks assigned to the program (the 6180 used segmentation rather than the BAR). The system also includes several special-purpose registers: an 18-bit Instruction Counter (IC) and a 27-bit Timer Register (TR) with a resolution of 2 μs. Sets of special registers are used for fault detection and debugging.
The EIS instruction set adds eight additional 24-bit registers AR0 through AR7. These registers contain an 18-bit word address, a 2-bit address of a character within the word, and a 4-bit address of a bit within the character.
Address register format: 1 11 2 2 0 7 89 0 3 +-------------------+--+----+ | Word | C| Bit| +-------------------+--+----+
The 6000-series machine's basic instruction set has more than 185 single-address one-word instructions. [11] The basic instructions are one word; the instruction format is an extension of that of the GE-600 series, with the opcode field extended to 10 bits by adding bit 27 as the low-order bit; that bit is zero in all GE-600 series instructions.
The format for basic and one-word EIS instructions is:
1 1 2 2 2 3 3 0 7 8 7 8 9 0 5 +------------------+-----------+-+-+------+ | Y | OP |I|0| Tag | +------------------+-----------+-+-+------+
EIS instructions longer than one word are two-word to four-word instructions depending on the specific instruction. The addresses point either to operands or to operand descriptors, which contain the actual operand address and additional information. The format of those instructions is:
1 1 2 2 2 3 word 0 7 8 7 8 9 5 +------------------+----------+-+------+ 0 | Variable field | OP |I| MF1 | +------------------+----------+-+------+ 1 |Operand descriptor 1 or indirect word | +--------------------------------------+ 2 .Operand descriptor 2 or indirect word . (optional) +- - - - - - - - - - - - - - - - - - - + 3 .Operand descriptor 3 or indirect word . (optional) +- - - - - - - - - - - - - - - - - - - +
Data is stored in big-endian format. Bits are numbered starting from 0 (most-significant) to 35 or 71 (least-significant). [11]
The following peripherals were available for the 6000-Series machines in 1971. [8]
The primary operating system for the line was the General Comprehensive Operating System (GCOS), which Honeywell originally inherited from General Electric's GECOS. In 1978 Honeywell introduced a rewritten version GCOS 8, which supported virtual memory. The Multics OS also ran on selected CPU models. [13] [14]
In 1974, Honeywell purchased Xerox Data Systems (XDS), and developed a work-alike of the Xerox operating system CP-V as CP-6 to run on DPS-8 systems in order to retain Xerox' loyal customer base. [4]
Multics is an influential early time-sharing operating system based on the concept of a single-level memory. Nathan Gregory writes that Multics "has influenced all modern operating systems since, from microcomputers to mainframes."
The IBM System/360 (S/360) is a family of mainframe computer systems that was announced by IBM on April 7, 1964, and delivered between 1965 and 1978. It was the first family of computers designed to cover both commercial and scientific applications and a complete range of applications from small to large. The design distinguished between architecture and implementation, allowing IBM to release a suite of compatible designs at different prices. All but the only partially compatible Model 44 and the most expensive systems use microcode to implement the instruction set, featuring 8-bit byte addressing and fixed point binary, fixed point decimal and hexadecimal floating-point calculations.
The GE 645 mainframe computer was a development of the GE 635 for use in the Multics project. This was the first computer that implemented a configurable hardware protected memory system. It was designed to satisfy the requirements of Project MAC to develop a platform that would host their proposed next generation time-sharing operating system (Multics) and to meet the requirements of a theorized computer utility. The system was the first truly symmetric multiprocessing machine to use virtual memory, it was also among the first machines to implement what is now known as a translation lookaside buffer, the foundational patent for which was granted to John Couleur and Edward Glaser.
The GE-600 series is a family of 36-bit mainframe computers originating in the 1960s, built by General Electric (GE). When GE left the mainframe business the line was sold to Honeywell, which built similar systems into the 1990s as the division moved to Groupe Bull and then NEC.
The CDC 6600 was the flagship of the 6000 series of mainframe computer systems manufactured by Control Data Corporation. Generally considered to be the first successful supercomputer, it outperformed the industry's prior recordholder, the IBM 7030 Stretch, by a factor of three. With performance of up to three megaFLOPS, the CDC 6600 was the world's fastest computer from 1964 to 1969, when it relinquished that status to its successor, the CDC 7600.
The IBM 1401 is a variable-wordlength decimal computer that was announced by IBM on October 5, 1959. The first member of the highly successful IBM 1400 series, it was aimed at replacing unit record equipment for processing data stored on punched cards and at providing peripheral services for larger computers. The 1401 is considered by IBM to be the Ford Model-T of the computer industry due to its mass appeal. Over 12,000 units were produced and many were leased or resold after they were replaced with newer technology. The 1401 was withdrawn on February 8, 1971.
General Comprehensive Operating System is a family of operating systems oriented toward the 36-bit GE-600 series and Honeywell 6000 series mainframe computers.
Addressing modes are an aspect of the instruction set architecture in most central processing unit (CPU) designs. The various addressing modes that are defined in a given instruction set architecture define how the machine language instructions in that architecture identify the operand(s) of each instruction. An addressing mode specifies how to calculate the effective memory address of an operand by using information held in registers and/or constants contained within a machine instruction or elsewhere.
The IBM 1400 series are second-generation (transistor) mid-range business decimal computers that IBM marketed in the early 1960s. The computers were offered to replace tabulating machines like the IBM 407. The 1400-series machines stored information in magnetic cores as variable-length character strings separated on the left by a special bit, called a "wordmark," and on the right by a "record mark." Arithmetic was performed digit-by-digit. Input and output support included punched card, magnetic tape, and high-speed line printers. Disk storage was also available.
In computer architecture, 36-bit integers, memory addresses, or other data units are those that are 36 bits wide. Also, 36-bit central processing unit (CPU) and arithmetic logic unit (ALU) architectures are those that are based on registers, address buses, or data buses of that size. 36-bit computers were popular in the early mainframe computer era from the 1950s through the early 1970s.
Byte addressing in hardware architectures supports accessing individual bytes. Computers with byte addressing are sometimes called byte machines, in contrast to word-addressable architectures, word machines, that access data by word.
The Burroughs B2500 through Burroughs B4900 was a series of mainframe computers developed and manufactured by Burroughs Corporation in Pasadena, California, United States, from 1966 to 1991. They were aimed at the business world with an instruction set optimized for the COBOL programming language. They were also known as Burroughs Medium Systems, by contrast with the Burroughs Large Systems and Burroughs Small Systems.
The Honeywell 200 was a character-oriented two-address commercial computer introduced by Honeywell in December 1963, the basis of later models in Honeywell 200 Series, including 1200, 1250, 2200, 3200, 4200 and others, and the character processor of the Honeywell 8200 (1968).
The CDC 3000 series are a family of mainframe computers from Control Data Corporation (CDC). The first member, the CDC 3600, was a 48-bit system introduced in 1963. The same basic design led to the cut-down CDC 3400 of 1964, and then the 24-bit CDC 3300, 3200 and 3100 introduced between 1964 and 1965. The 3000 series replaced the earlier CDC 1604 and CDC 924 systems.
The SDS Sigma series is a series of third generation computers that were introduced by Scientific Data Systems of the United States in 1966. The first machines in the series are the 16-bit Sigma 2 and the 32-bit Sigma 7; the Sigma 7 was the first 32-bit computer released by SDS. At the time, the only competition for the Sigma 7 was the IBM 360.
The PDP-11 architecture is a 16-bit CISC instruction set architecture (ISA) developed by Digital Equipment Corporation (DEC). It is implemented by central processing units (CPUs) and microprocessors used in PDP-11 minicomputers. It was in wide use during the 1970s, but was eventually overshadowed by the more powerful VAX architecture in the 1980s.
The figure shows a high-level architecture of the OS 2200 system identifying major hardware and software components. The majority of the Unisys software is included in the subsystems and applications area of the model. For example, the database managers are subsystems and the compilers are applications.
The DATANET-30, or DN-30 for short, was a computer manufactured by General Electric designed in 1961-1963 to be used as a communications computer. It was later used as a front-end processor for data communications. It became the first front end communications computer. The names on the patent were Don Birmingham, Bob McKenzie, Bud Pine, and Bill Hill.
The Honeywell Level 6 was a line of 16-bit minicomputers, later upgraded to 32-bit, manufactured by Honeywell, Inc. from the mid 1970s. Honeywell literature for Models 6/06, 6/34 and 6/36 say "Series 60 ". In 1979 the Level 6 was renamed the DPS 6, subsequently DPS 6 Plus and finally DPS 6000.
The 12-bit ND812, produced by Nuclear Data, Inc., was a commercial minicomputer developed for the scientific computing market. Nuclear Data introduced it in 1970 at a price under $10,000.
The Series 6000 systems employ a memory-oriented architecture.
Honeywell makes no secret of the fact that its new 6000 series evolved from ...
The Multics machine in this line was the Honeywell 6180 ... But all were .. 8 index-register, A and Q register machines
DSS181 REMOVABLE DISK STORAGE SUBSYSTEM: Provides fairly rapid ... physically compatible with the IBM 2316 Disk Pack