SIMM

Last updated
30-pin, proprietary Apple 68-pin, and 72-pin SIMMs SIMM 30 68 72.png
30-pin, proprietary Apple 68-pin, and 72-pin SIMMs

A SIMM (single in-line memory module) is a type of memory module used in computers from the early 1980s to the early 2000s. It is a printed circuit board on which has random-access memory attached to one or both sides. [1] It differs from a dual in-line memory module (DIMM), the most predominant form of memory module since the late 1990s, in that the contacts on a SIMM are redundant on both sides of the module. SIMMs were standardised under the JEDEC JESD-21C standard.

Contents

Most early PC motherboards (8088-based PCs, XTs, and early ATs) used socketed DIP chips for DRAM. As computer memory capacities grew, memory modules were used to save motherboard space and ease memory expansion. Instead of plugging in eight or nine single DIP chips, only one additional memory module was needed to increase the memory of the computer.

History

SIMMs were invented in 1983 by James E. Clayton [2] at Wang Laboratories with subsequent patents granted in 1987. [3] [4] Wang Laboratories litigated both patents against multiple companies. [5] [6] [7] [8] [9] The original memory modules were built upon ceramic substrates with 64K Hitachi "flip chip" parts and had pins, i.e. single in-line package (SIP) packaging. [2] SIMMs using pins are usually called SIP or SIPP memory modules to distinguish them from the more common modules using edge connectors.

The first variant of SIMMs has 30 pins and provides 8 bits of data (plus a 9th error-detection bit in parity SIMMs). They were used in AT-compatible (286-based, e.g., Wang APC [10] ), 386-based, 486-based, Macintosh Plus, Macintosh II, Quadra, Atari STE microcomputers, Wang VS minicomputers and Roland electronic samplers.

The second variant of SIMMs has 72 pins and provides 32 bits of data (36 bits in parity and ECC versions). These appeared first in the early 1990s in later models of the IBM PS/2, and later in systems based on the 486, Pentium, Pentium Pro, early Pentium II, and contemporary/competing chips of other brands. By the mid-90s, 72-pin SIMMs had replaced 30-pin SIMMs in new-build computers, and were starting to themselves be replaced by DIMMs.

Non-IBM PC computers such as UNIX workstations may use proprietary non-standard SIMMs. The Macintosh IIfx uses proprietary non-standard SIMMs with 64 pins.

DRAM technologies used in SIMMs include FPM (Fast Page Mode memory, used in all 30-pin and early 72-pin modules), and the higher-performance EDO DRAM (used in later 72-pin modules).

Due to the differing data bus widths of the memory modules and some processors, sometimes several modules must be installed in identical pairs or in identical groups of four to fill a memory bank. The rule of thumb is a 286, 386SX, 68000 or low-end 68020 / 68030 (e.g. Atari Falcon, Mac LC) system (using a 16 bit wide data bus) would require two 30-pin SIMMs for a memory bank. On 386DX, 486, and full-spec 68020 through 68060 (e.g. Atari TT, Amiga 4000, Mac II) systems (32 bit data bus), either four 30-pin SIMMs or one 72-pin SIMM are required for one memory bank. On Pentium systems (data bus width of 64 bits), two 72-pin SIMMs are required. However, some Pentium systems have support for a "half bank mode", in which the data bus would be shortened to only 32 bits to allow operation of a single SIMM. Conversely, some 386 and 486 systems use what is known as "memory interleaving", which requires twice as many SIMMs and effectively doubles the bandwidth.

The earliest SIMM sockets were conventional push-type sockets. These were soon replaced by ZIF sockets in which the SIMM was inserted at an angle, then tilted into an upright position. To remove one, the two metal or plastic clips at each end must be pulled to the side, then the SIMM must be tilted back and pulled out (low-profile sockets reversed this convention somewhat, like SODIMMs - the modules are inserted at a "high" angle, then pushed down to become more flush with the motherboard). The earlier sockets used plastic retainer clips which were found to break, so steel clips replaced them.

Some SIMMs support presence detect (PD). Connections are made to some of the pins that encode the capacity and speed of the SIMM, so that compatible equipment can detect the properties of the SIMM. PD SIMMs can be used in equipment which does not support PD; the information is ignored. Standard SIMMs can easily be converted to support PD by fitting jumpers, if the SIMMs have solder pads to do so, or by soldering wires on. [11]

30-pin SIMMs

30-pin SIMM, 256 KB capacity Atari STE 256kB RAM 1.jpg
30-pin SIMM, 256 KB capacity
Two 30-pin SIMM slots on an IBM PS/2 Model 50 motherboard SIMM Bank.jpg
Two 30-pin SIMM slots on an IBM PS/2 Model 50 motherboard

Standard sizes: 256 KB, 1 MB, 4 MB, 16 MB.

30-pin SIMMs have 12 address lines, which can provide a total of 24 address bits. With an 8-bit data width, this leads to an absolute maximum capacity of 16 MB for both parity and non-parity modules (the additional redundancy-bit chip usually does not contribute to the usable capacity).

30-pin SIMM
Pin #NameSignal descriptionPin #NameSignal description
1VCC+5 VDC16DQ4Data 4
2/CASColumn address strobe17A8Address 8
3DQ0Data 018A9Address 9
4A0Address 019A10Address 10
5A1Address 120DQ5Data 5
6DQ1Data 121/WEWrite enable
7A2Address 222VSSGround
8A3Address 323DQ6Data 6
9VSSGround24A11Address 11
10DQ2Data 225DQ7Data 7
11A4Address 426QP*Data parity out
12A5Address 527/RASRow address strobe
13DQ3Data 328/CASP*Parity column address strobe
14A6Address 629DP*Data parity in
15A7Address 730VCC+5 VDC

* Pins 26, 28 and 29 are not connected on non-parity SIMMs.

72-pin SIMMs

72-pin EDO DRAM SIMM Edoram.jpg
72-pin EDO DRAM SIMM

Standard sizes: 1 MB, 2 MB, 4 MB, 8 MB, 16 MB, 32 MB, 64 MB, 128 MB (the standard also defines 3.3 V modules with additional address lines and up to 2 GB)

With 12 address lines, which can provide a total of 24 address bits, two ranks of chips, and 32-bit data output, the absolute maximum capacity is 227 = 128 MB.

5 V 72-pin SIMM
Pin #NameSignal descriptionPin #NameSignal description
1VSSGround37MDP1*Data parity 1 (MD8..15)
2MD0Data 038MDP3*Data parity 3 (MD24..31)
3MD16Data 1639VSSGround
4MD1Data 140/CAS0Column address strobe 0
5MD17Data 1741/CAS2Column address strobe 2
6MD2Data 242/CAS3Column address strobe 3
7MD18Data 1843/CAS1Column address strobe 1
8MD3Data 344/RAS0Row address strobe 0
9MD19Data 1945/RAS1Row address strobe 1
10VCC+5 VDC46NCNot connected
11NU [PD5#]Not used [presence detect 5 (3v3)]47/WERead/write enable
12MA0Address 048NC [/ECC#]Not connected [ECC presence (if grounded) (3v3)]
13MA1Address 149MD8Data 8
14MA2Address 250MD24Data 24
15MA3Address 351MD9Data 9
16MA4Address 452MD25Data 25
17MA5Address 553MD10Data 10
18MA6Address 654MD26Data 26
19MA10Address 1055MD11Data 11
20MD4Data 456MD27Data 27
21MD20Data 2057MD12Data 12
22MD5Data 558MD28Data 28
23MD21Data 2159VCC+5 VDC
24MD6Data 660MD29Data 29
25MD22Data 2261MD13Data 13
26MD7Data 762MD30Data 30
27MD23Data 2363MD14Data 14
28MA7Address 764MD31Data 31
29MA11Address 1165MD15Data 15
30VCC+5 VDC66NC [/EDO#]Not connected [EDO presence (if grounded) (3v3)]
31MA8Address 867PD1xPresence detect 1
32MA9Address 968PD2xPresence detect 2
33/RAS3Row address strobe 369PD3xPresence detect 3
34/RAS2Row Address Strobe 270PD4xPresence detect 4
35MDP2*Data parity 2 (MD16..23)71NC [PD (ref)#]Not connected [presence detect (ref) (3v3)]
36MDP0*Data parity 0 (MD0..7)72VSSGround

* Pins 35, 36, 37 and 38 are not connected on non-parity SIMMs. [12]
/RAS1 and /RAS3 are only used on two-rank SIMMS: 2, 8, 32, and 128 MB.
# These lines are only defined on 3.3 V modules.
x Presence-detect signals are detailed in JEDEC standard.

Proprietary SIMMs

GVP 64-pin

Several CPU cards from Great Valley Products for the Commodore Amiga used special 64-pin SIMMs (32 bits wide, 1, 4 or 16 MB, 60 ns).

Apple 64-pin

Dual-ported 64-pin SIMMs were used in Apple Macintosh IIfx computers to allow overlapping read/write cycles (1, 4, 8, 16 MB, 80 ns). [13] [14]

5V 64-pin Mac IIfx SIMM [15]
Pin #NameSignal descriptionPin #NameSignal description
1GNDGround33Q4Data output bus, bit 4
2NCNot connected34/W4Write-enable input for RAM IC 4
3+5V+5 volts35A8Address bus, bit 8
4+5V+5 volts36NCNot connected
5/CASColumn address strobe37A9Address bus, bit 9
6D0Data input bus, bit 038A10Address bus, bit 10
7Q0Data output bus, bit 039A11Address bus, bit 11
8/W0Write-enable input for RAM IC 040D5Data input bus, bit 5
9A0Address bus, bit 041Q5Data output bus, bit 5
10NCNot connected42/W5Write-enable input for RAM IC 5
11A1Address bus, bit 143NCNot connected
12D1Data input bus, bit 144NCNot connected
13Q1Data output bus, bit 145GNDGround
14/W1Write-enable input for RAM IC 146D6Data input bus, bit 6
15A2Address bus, bit 247Q6Data output bus, bit 6
16NCNot connected48/W6Write-enable input for RAM IC 6
17A3Address bus, bit 349NCNot connected
18GNDGround50D7Data input bus, bit 7
19GNDGround51Q7Data output bus, bit 7
20D2Data input bus, bit 252/W7Write-enable input for RAM IC 7
21Q2Data output bus, bit 253/QBReserved (parity)
22/W2Write-enable input for RAM IC 254NCNot connected
23A4Address bus, bit 455/RASRow address strobe
24NCNot connected56NCNot connected
25A5Address bus, bit 557NCNot connected
26D3Data input bus, bit 358QParity-check output
27Q3Data output bus, bit 359/WWPWrite wrong parity
28/W3Write-enable input for RAM IC 360PDCIParity daisy-chain input
29A6Address bus, bit 661+5V+5 volts
30NCNot connected62+5V+5 volts
31A7Address bus, bit 763PDCOParity daisy-chain output
32D4Data input bus, bit 464GNDGround

HP LaserJet

72-pin SIMMs with non-standard presence detect (PD) connections.

See also

Related Research Articles

<span class="mw-page-title-main">DDR SDRAM</span> Type of computer memory

Double Data Rate Synchronous Dynamic Random-Access Memory is a double data rate (DDR) synchronous dynamic random-access memory (SDRAM) class of memory integrated circuits used in computers. DDR SDRAM, also retroactively called DDR1 SDRAM, has been superseded by DDR2 SDRAM, DDR3 SDRAM, DDR4 SDRAM and DDR5 SDRAM. None of its successors are forward or backward compatible with DDR1 SDRAM, meaning DDR2, DDR3, DDR4 and DDR5 memory modules will not work on DDR1-equipped motherboards, and vice versa.

<span class="mw-page-title-main">Synchronous dynamic random-access memory</span> Type of computer memory

Synchronous dynamic random-access memory is any DRAM where the operation of its external pin interface is coordinated by an externally supplied clock signal.

<span class="mw-page-title-main">DIMM</span> Computer memory module

A DIMM is a popular type of memory module used in computers. It is a printed circuit board with one or both sides holding DRAM chips and pins. The vast majority of DIMMs are standardized through JEDEC standards, although there are proprietary DIMMs. DIMMs come in a variety of speeds and sizes, but generally are one of two lengths: PC, which are 133.35 mm (5.25 in), and laptop (SO-DIMM), which are about half the size at 67.60 mm (2.66 in).

Rambus DRAM (RDRAM), and its successors Concurrent Rambus DRAM (CRDRAM) and Direct Rambus DRAM (DRDRAM), are types of synchronous dynamic random-access memory (SDRAM) developed by Rambus from the 1990s through to the early 2000s. The third-generation of Rambus DRAM, DRDRAM was replaced by XDR DRAM. Rambus DRAM was developed for high-bandwidth applications and was positioned by Rambus as replacement for various types of contemporary memories, such as SDRAM. RDRAM is a serial memory bus.

<span class="mw-page-title-main">Macintosh IIfx</span> Personal computer by Apple

The Macintosh IIfx is a personal computer designed, manufactured and sold by Apple Computer from March 1990 to April 1992. At introduction it cost from US$9,000 to US$12,000, depending on configuration, and it was the fastest Macintosh available at the time.

<span class="mw-page-title-main">DDR2 SDRAM</span> Second generation of double-data-rate synchronous dynamic random-access memory

Double Data Rate 2 Synchronous Dynamic Random-Access Memory is a double data rate (DDR) synchronous dynamic random-access memory (SDRAM) interface. It is a JEDEC standard (JESD79-2); first published in September 2003. DDR2 succeeded the original DDR SDRAM specification, and was itself succeeded by DDR3 SDRAM in 2007. DDR2 DIMMs are neither forward compatible with DDR3 nor backward compatible with DDR.

<span class="mw-page-title-main">Macintosh Classic II</span> Personal computer by Apple

The Macintosh Classic II is a personal computer designed and manufactured by Apple Computer, Inc. from October 1991 to September 1993. The system has a compact, appliance design with an integrated 9" monitor, typical of the earliest of the Macintosh range. A carrying handle moulded into the case added a degree of portability at a time when laptops were still relatively uncommon.

In computing, serial presence detect (SPD) is a standardized way to automatically access information about a memory module. Earlier 72-pin SIMMs included five pins that provided five bits of parallel presence detect (PPD) data, but the 168-pin DIMM standard changed to a serial presence detect to encode more information.

Double Data Rate 3 Synchronous Dynamic Random-Access Memory is a type of synchronous dynamic random-access memory (SDRAM) with a high bandwidth interface, and has been in use since 2007. It is the higher-speed successor to DDR and DDR2 and predecessor to DDR4 synchronous dynamic random-access memory (SDRAM) chips. DDR3 SDRAM is neither forward nor backward compatible with any earlier type of random-access memory (RAM) because of different signaling voltages, timings, and other factors.

RAM parity checking is the storing of a redundant parity bit representing the parity of a small amount of computer data stored in random-access memory, and the subsequent comparison of the stored and the computed parity to detect whether a data error has occurred.

The Apple Network Server (ANS) was a line of PowerPC-based server computers designed, manufactured and sold by Apple Computer, Inc. from February 1996 to April 1997. It was codenamed "Shiner" and originally consisted of two models, the Network Server 500/132 and the Network Server 700/150, which got a companion model, the Network Server 700/200 with a faster CPU in November 1996.

<span class="mw-page-title-main">Fully Buffered DIMM</span>

A Fully Buffered DIMM (FB-DIMM) is a type of memory module used in computer systems. It is designed to improve memory performance and capacity by allowing multiple memory modules to be each connected to the memory controller using a serial interface, rather than a parallel one. Unlike the parallel bus architecture of traditional DRAMs, an FB-DIMM has a serial interface between the memory controller and the advanced memory buffer (AMB). Conventionally, data lines from the memory controller have to be connected to data lines in every DRAM module, i.e. via multidrop buses. As the memory width increases together with the access speed, the signal degrades at the interface between the bus and the device. This limits the speed and memory density, so FB-DIMMs take a different approach to solve the problem.

<span class="mw-page-title-main">Power Macintosh 9500</span> Personal computer by Apple Computer

The Power Macintosh 9500 is a personal computer designed, manufactured and sold by Apple Computer from June 1995 to February 1997. It is powered by a PowerPC 604 processor, a second-generation PowerPC chip which is faster than the PowerPC 601 chip used in the Power Macintosh 8100. The 180MP and 200 MHz models, introduced August 1996, use the enhanced PowerPC 604e processor.

<span class="mw-page-title-main">Memory module</span> Printed circuit board for computer memory

In computing, a memory module or RAM stick is a printed circuit board on which memory integrated circuits are mounted.

Double Data Rate 4 Synchronous Dynamic Random-Access Memory is a type of synchronous dynamic random-access memory with a high bandwidth interface.

A memory rank is a set of DRAM chips connected to the same chip select, which are therefore accessed simultaneously. In practice all DRAM chips share all of the other command and control signals, and only the chip select pins for each rank are separate.

Apollo VP3 is a x86 based Socket 7 chipset which was manufactured by VIA Technologies and was launched in 1997. On its time Apollo VP3 was a high performance, cost effective, and energy efficient chipset. It offered AGP support for Socket 7 processors which was not supported at that moment by Intel, SiS and ALi chipsets. In November 1997 FIC released motherboard PA-2012, which uses Apollo VP3 and has AGP bus. This was the first Socket 7 motherboard supporting AGP.

HyperCloud Memory (HCDIMM) is a DDR3 SDRAM dual in-line memory module (DIMM) used in server applications requiring a great deal of memory. It was initially launched in 2009 at the International Supercomputing Conference by Irvine, California, based company, Netlist Inc. It was never a JEDEC standard, and the main server vendors supporting it were IBM and Hewlett Packard Enterprise.

<span class="mw-page-title-main">DDR5 SDRAM</span> Type of computer memory

Double Data Rate 5 Synchronous Dynamic Random-Access Memory is a type of synchronous dynamic random-access memory. Compared to its predecessor DDR4 SDRAM, DDR5 was planned to reduce power consumption, while doubling bandwidth. The standard, originally targeted for 2018, was released on July 14, 2020.

<span class="mw-page-title-main">UniDIMM</span> Specification for DIMMs

UniDIMM is a specification for dual in-line memory modules (DIMMs), which are printed circuit boards (PCBs) designed to carry dynamic random-access memory (DRAM) chips. UniDIMMs can be populated with either DDR3 or DDR4 chips, with no support for any additional memory control logic; as a result, the computer's memory controller must support both DDR3 and DDR4 memory standards. The UniDIMM specification was created by Intel for its Skylake microarchitecture, whose integrated memory controller (IMC) supports both DDR3 and DDR4 memory technologies.

References

  1. "What is DIMM(Dual Inline Memory Module)?". GeeksforGeeks. 2020-04-15. Retrieved 2024-04-07. In the case of SIMM, the connectors are only present on the single side of the module...DIMM has a row of connectors on both sides(front and back) of the module
  2. 1 2 Clayton, James E. (1983). Low-cost, high-density memory packaging: A 64K X 9 DRAM SIP module, The International journal for hybrid microelectronics.
  3. U.S. patent 4,656,605 - Single in-line memory module
  4. U.S. patent 4,727,513 - Signal in-line memory module
  5. "Wang Laboratories, Inc., Plaintiff/cross-appellant, v. Toshiba Corporation; Toshiba America Electronic Components, inc.; Toshiba America Information Systems, Inc., defendants-appellants, and Nec Corporation; Nec Electronics Inc. and Nec Technologies, inc., Defendants-appellants, and Molex Incorporated, Defendant, 993 F.2d 858 (Fed. Cir. 1993)". justia.com. May 10, 1993. Retrieved 22 December 2023.
  6. "Wang Laboratories, Inc., Plaintiff-appellee, v. Clearpoint Research Corporation, Defendant-appellant, 5 F.3d 1504 (Fed. Cir. 1993)". justia.com. July 23, 1993. Retrieved 22 December 2023.
  7. "Wang Laboratories v. MITSUBISHI ELECTRONICS, 860 F. Supp. 1448 (C.D. Cal. 1993)". justia.com. December 17, 1993. Retrieved 22 December 2023.
  8. "Wang Laboratories, Inc., Plaintiff-appellant, v. Mitsubishi Electronics America, Inc. and Mitsubishi Electric Corporation, Defendants/cross-appellants, 103 F.3d 1571 (Fed. Cir. 1997)". justia.com. January 3, 1997. Retrieved 22 December 2023.
  9. "Wang Laboratories v. OKI ELECTRIC INDUSTRY CO., 15 F. Supp. 2d 166 (D. Mass. 1998)". justia.com. July 31, 1998. Retrieved 22 December 2023.
  10. Wang Plays A Strong PC-Compatible Hand, PC Magazine, October 1, 1985
  11. Making Standard SIMMs Work Memory Upgrade on the HP LaserJet 6MP/5MP Article on fitting jumpers to add Presence Detect to standard SIMMs
  12. JEDEC Standard No. 21-C, Section 4.4.2 "72 pin SIMM DRAM Module Family".
  13. Macintosh IIfx.
  14. Apple Computer, Inc. (1990). Guide to the Macintosh Family Hardware (2nd ed.). Addison-Wesley, Inc. p. 230.
  15. Apple Computer, Inc. (1990). Guide to the Macintosh Family Hardware (2nd ed.). Addison-Wesley, Inc. pp. 214–222.