DDR5 SDRAM

Last updated

DDR5 SDRAM
Double Data Rate 5 Synchronous Dynamic Random-Access Memory
Type of RAM
DDR5 SDRAM IMGP6304 smial wp.jpg
16  GB [1] DDR5-4800 1.1 V UDIMM
Developer JEDEC
Type Synchronous dynamic random-access memory
Generation5th generation
Release dateJuly 14, 2020;4 years ago (2020-07-14) [2]
Standards
  • DDR5-4000 (PC5-32000)
  • DDR5-4400 (PC5-35200)
  • DDR5-4800 (PC5-38400)
  • DDR5-5200 (PC5-41600)
  • DDR5-5600 (PC5-44800)
  • DDR5-6000 (PC5-48000)
  • DDR5-6200 (PC5-49600)
  • DDR5-6400 (PC5-51200)
  • DDR5-6800 (PC5-54400)
  • DDR5-7200 (PC5-57600)
  • DDR5-7600 (PC5-60800)
  • DDR5-8000 (PC5-64000)
  • DDR5-8400 (PC5-67200)
  • DDR5-8800 (PC5-70400)
[3] [4]
Clock rate 2,000–4,400 MHz
Cycle time16n bank structure
Prefetch buffer 4n
Transfer rate 4–8.8GT/s
Bandwidth 32–64 GB/s [a]
Voltage 1.1 V nominal (actual levels are regulated by on-the-module regulators)
Predecessor DDR4 SDRAM (2014)
Successor DDR6 SDRAM

Double Data Rate 5 Synchronous Dynamic Random-Access Memory (DDR5 SDRAM) is a type of synchronous dynamic random-access memory. Compared to its predecessor DDR4 SDRAM, DDR5 was planned to reduce power consumption, while doubling bandwidth. [5] The standard, originally targeted for 2018, [6] was released on July 14, 2020. [2]

Contents

A new feature called Decision Feedback Equalization (DFE) enables input/output (I/O) speed scalability for higher bandwidth and performance improvement. DDR5 has about the same 14  ns latency as DDR4 and DDR3. [7] DDR5 octuples the maximum DIMM capacity from 64 GB to 512 GB. [8] [3] DDR5 also has higher frequencies than DDR4, up to 8GT/s which translates into 64 GB/s (8 gigatransfers/second × 64-bits/module / 8 bits/byte = 64 GB/s) of bandwidth per DIMM.

Rambus announced a working DDR5 dual in-line memory module (DIMM) in September 2017. [9] [10] On November 15, 2018, SK Hynix announced completion of its first DDR5 RAM chip; running at 5.2  GT/s at 1.1 V. [11] In February 2019, SK Hynix announced a 6.4 GT/s chip, the highest speed specified by the preliminary DDR5 standard. [12] The first production DDR5 DRAM chip was officially launched by SK Hynix on October 6, 2020. [13] [14]

The separate JEDEC standard Low Power Double Data Rate 5 (LPDDR5), intended for laptops and smartphones, was released in February 2019. [15]

Compared to DDR4, DDR5 further reduces memory voltage to 1.1  V , thus reducing power consumption. DDR5 modules incorporate on-board voltage regulators in order to reach higher speeds. [10] [ failed verification ] [16]

Features

Unlike DDR4, all DDR5 chips have on-die error-correction code, that detects and corrects errors before sending data to the CPU, to improve reliability and allow denser RAM chips which lowers per-chip defect rate. However, on-die error-correction code is not the same as true ECC memory with extra data correction chips on the memory module. There still exists non-ECC and ECC DDR5 DIMM variants; ECC variants have extra data lines to the CPU to send error-detection data, letting the CPU detect and correct errors occurring in transit. [17]

Each DDR5 DIMM has two independent channels. Earlier DIMM generations featured only a single channel and one CA (Command/Address) bus controlling the whole memory module with its 64 (for non-ECC) or 72 (for ECC) data lines. Both subchannels on a DDR5 DIMM each have their own CA bus, controlling 32 bits for non-ECC memory and either 36 or 40 data lines for ECC memory, resulting in a total number of either 64, 72 or 80 data lines. The reduced bus width is compensated by a doubled minimum burst length of 16, which preserves the minimum access size of 64 bytes, which matches the cache line size used by modern x86 microprocessors. [18]

Memory modules

Multiple DDR5 memory chips can be mounted on a circuit board to form memory modules. For use in personal computers and servers, DDR5 memory is usually supplied in 288-pin dual in-line memory modules, more commonly known as DIMMs. As with previous memory generations, there are multiple DIMM variants available for DDR5.

Unbuffered memory modules (UDIMMs) directly expose the memory chip interface to the module connector. Registered or load-reduced variants (RDIMMs/LRDIMMs) use additional active circuitry on the memory module in order to buffer the signals between the memory controller and the DRAM chips. This reduces the capacitive load on the DDR5 bus.

DDR5 RDIMMs/LRDIMMs use 12  V and UDIMMs use 5 V input. [19] In order to prevent damage by accidental insertion of the wrong memory type, DDR5 UDIMMs and (L)RDIMMs are not mechanically compatible. Additionally, DDR5 DIMMs are supplied with management interface power at 3.3 V, [20] [21] and use on-board circuitry (a power management integrated circuit [22] and associated passive components) to convert to the lower voltage required by the memory chips. Final voltage regulation close to the point of use provides more stable power, and mirrors the development of voltage regulator modules for CPU power supplies.

Operation

Standard DDR5 memory speeds range from 4,000 to 6,400 million transfers per second (PC5-32000 to PC5-51200). [3] Higher speeds may be added later, as happened with previous generations.

Compared to DDR4 SDRAM, the minimum burst length was doubled to 16, with the option of "burst chop" after eight transfers. The addressing range is also slightly extended as follows:

Command encoding

DDR5 command encoding [23] [4]
CommandCSCommand/address (CA) bits
012345678910111213
Activate
(Open a row)		LLLRow R0–3BankBank groupChip CID0–2
HRow R4–16R17/
CID3
reservedLLHReserved
HReserved
reserved for future useLHLLLV
HV
Write patternLHLLHLHBankBank groupChip CID0–2
HVColumn C3–10VAPHVCID3
reserved for future useLHLLHHV
HV
Mode register writeLHLHLLAddress MRA0–7V
HOpcode OP0-7VCWV
Mode register readLHLHLHAddress MRA0–7V
HVCWV
WriteLHLHHLBLBankBank groupChip CID0–2
HVColumn C3–10VAPWRPVCID3
ReadLHLHHHBLBankBank groupChip CID0–2
HVColumn C3–10VAPVCID3
Vref CALHHLLLOpcode OP0-6LV
Vref CSLHHLLLOpcode OP0-6HV
Refresh allLHHLLHCID3VHLChip CID0–2
Refresh management allLHHLLHCID3VLChip CID0–2
Refresh same bankLHHLLHCID3BankVHChip CID0–2
Refresh management same bankLHHLLHCID3BankVLHChip CID0–2
Precharge allLHHLHLCID3VLChip CID0–2
Precharge same bankLHHLHLCID3BankVHChip CID0–2
PrechargeLHHLHHCID3BankBank groupChip CID0–2
reserved for future useLHHHLLV
Self-refresh entryLHHHLHVLV
Power-down entryLHHHLHVHODTV
Multi-purpose commandLHHHHLOpcode OP0–7V
Power-down exit; No operationLHHHHHV
Deselect (no operation)HX
  • Signal level
    • H, high
    • L, low
    • V, valid, either low or high
    • X, irrelevant
  • Logic level
    •   Active
    •   Inactive
    •   Unused
  • Control bits
    • AP, Auto-precharge
    • CW, Control word
    • BL, Burst length ≠ 16
    • WRP, Write partial
    • ODT, ODT remains enabled

The command encoding was significantly rearranged and takes inspiration from that of LPDDR4; commands are sent using either one or two cycles with 14-bit bus. Some simple commands (e.g. precharge) take one cycle, while any that include an address (activate, read, write) use two cycles to include 28 bits of information.

Also like LPDDR, there are now 256 8-bit mode registers, rather than eight 13-bit mode registers. Also, rather than one register (MR7) being reserved for use by the registered clock driver chip, a complete second bank of mode registers is defined (selected using the CW bit).

The "Write Pattern" command is new for DDR5; this is identical to a write command, but the range is filled in with copies of a one-byte mode register (which defaults to all-zero) instead of individual data. Although this normally takes the same amount of time as a normal write, not driving the data lines saves energy. Also, writes to multiple banks may be interleaved more closely as the command bus is freed earlier.

The multi-purpose command includes various sub-commands for training and calibration of the data bus.

Support

Intel

The 12th generation Alder Lake, 13th generation Raptor Lake, as well as 14th generation Raptor Lake Refresh CPUs support both DDR5 and DDR4 but, usually, there are only DIMM sockets for either one or the other on a motherboard. Some mainboards with Intel's H610 chipset support both DDR4 and DDR5, but not simultaneously. [24]

Sapphire Rapids server CPUs, Core Ultra Series 1 Meteor Lake mobile CPUs, and the latest Core Ultra Series 2 Arrow Lake desktop CPUs all exclusively support DDR5.

AMD

DDR5 and LPDDR5 are supported by the Ryzen 6000 series mobile APUs, powered by their Zen 3+ architecture. Ryzen 7000 and Ryzen 9000 series desktop processors also support DDR5 memory as standard. [25]

Epyc fourth-generation Genoa and Bergamo server CPUs have support for 12-channel DDR5 on the SP5 socket. [26] [27]

Notes

  1. ↑ 64 GB/s assumes 8 GT/s, each with 64 bits of bus width, then divided by 8 to convert from bits to bytes

Related Research Articles

<span class="mw-page-title-main">DDR SDRAM</span> Type of computer memory

Double Data Rate Synchronous Dynamic Random-Access Memory is a double data rate (DDR) synchronous dynamic random-access memory (SDRAM) class of memory integrated circuits used in computers. DDR SDRAM, also retroactively called DDR1 SDRAM, has been superseded by DDR2 SDRAM, DDR3 SDRAM, DDR4 SDRAM and DDR5 SDRAM. None of its successors are forward or backward compatible with DDR1 SDRAM, meaning DDR2, DDR3, DDR4 and DDR5 memory modules will not work on DDR1-equipped motherboards, and vice versa.

<span class="mw-page-title-main">Dynamic random-access memory</span> Type of computer memory

Dynamic random-access memory is a type of random-access semiconductor memory that stores each bit of data in a memory cell, usually consisting of a tiny capacitor and a transistor, both typically based on metal–oxide–semiconductor (MOS) technology. While most DRAM memory cell designs use a capacitor and transistor, some only use two transistors. In the designs where a capacitor is used, the capacitor can either be charged or discharged; these two states are taken to represent the two values of a bit, conventionally called 0 and 1. The electric charge on the capacitors gradually leaks away; without intervention the data on the capacitor would soon be lost. To prevent this, DRAM requires an external memory refresh circuit which periodically rewrites the data in the capacitors, restoring them to their original charge. This refresh process is the defining characteristic of dynamic random-access memory, in contrast to static random-access memory (SRAM) which does not require data to be refreshed. Unlike flash memory, DRAM is volatile memory, since it loses its data quickly when power is removed. However, DRAM does exhibit limited data remanence.

<span class="mw-page-title-main">Synchronous dynamic random-access memory</span> Type of computer memory

Synchronous dynamic random-access memory is any DRAM where the operation of its external pin interface is coordinated by an externally supplied clock signal.

<span class="mw-page-title-main">DIMM</span> Computer memory module

A DIMM is a popular type of memory module used in computers. It is a printed circuit board with one or both sides holding DRAM chips and pins. The vast majority of DIMMs are manufactured in compliance with JEDEC memory standards, although there are proprietary DIMMs. DIMMs come in a variety of speeds and capacities, and are generally one of two lengths: PC, which are 133.35 mm (5.25 in), and laptop (SO-DIMM), which are about half the length at 67.60 mm (2.66 in).

<span class="mw-page-title-main">DDR2 SDRAM</span> Second generation of double-data-rate synchronous dynamic random-access memory

Double Data Rate 2 Synchronous Dynamic Random-Access Memory is a double data rate (DDR) synchronous dynamic random-access memory (SDRAM) interface. It is a JEDEC standard (JESD79-2); first published in September 2003. DDR2 succeeded the original DDR SDRAM specification, and was itself succeeded by DDR3 SDRAM in 2007. DDR2 DIMMs are neither forward compatible with DDR3 nor backward compatible with DDR.

<span class="mw-page-title-main">Double data rate</span> Method of computer bus operation

In computing, double data rate (DDR) describes a computer bus that transfers data on both the rising and falling edges of the clock signal and hence doubles the memory bandwidth by transferring data twice per clock cycle. This is also known as double pumped, dual-pumped, and double transition. The term toggle mode is used in the context of NAND flash memory.

Column address strobe latency, also called CAS latency or CL, is the delay in clock cycles between the READ command and the moment data is available. In asynchronous DRAM, the interval is specified in nanoseconds. In synchronous DRAM, the interval is specified in clock cycles. Because the latency is dependent upon a number of clock ticks instead of absolute time, the actual time for an SDRAM module to respond to a CAS event might vary between uses of the same module if the clock rate differs.

In the fields of digital electronics and computer hardware, multi-channel memory architecture is a technology that increases the data transfer rate between the DRAM memory and the memory controller by adding more channels of communication between them. Theoretically, this multiplies the data rate by exactly the number of channels present. Dual-channel memory employs two channels. The technique goes back as far as the 1960s having been used in IBM System/360 Model 91 and in CDC 6600.

Registered memory is computer memory that has a register between the DRAM modules and the system's memory controller. A registered memory module places less electrical load on a memory controller than an unregistered one. Registered memory allows a computer system to remain stable with more memory modules than it would have otherwise.

In computing, serial presence detect (SPD) is a standardized way to automatically access information about a memory module. Earlier 72-pin SIMMs included five pins that provided five bits of parallel presence detect (PPD) data, but the 168-pin DIMM standard changed to a serial presence detect to encode more information.

Double Data Rate 3 Synchronous Dynamic Random-Access Memory is a type of synchronous dynamic random-access memory (SDRAM) with a high bandwidth interface, and has been in use since 2007. It is the higher-speed successor to DDR and DDR2 and predecessor to DDR4 synchronous dynamic random-access memory (SDRAM) chips. DDR3 SDRAM is neither forward nor backward compatible with any earlier type of random-access memory (RAM) because of different signaling voltages, timings, and other factors.

<span class="mw-page-title-main">Fully Buffered DIMM</span>

A Fully Buffered DIMM (FB-DIMM) is a type of memory module used in computer systems. It is designed to improve memory performance and capacity by allowing multiple memory modules to be each connected to the memory controller using a serial interface, rather than a parallel one. Unlike the parallel bus architecture of traditional DRAMs, an FB-DIMM has a serial interface between the memory controller and the advanced memory buffer (AMB). Conventionally, data lines from the memory controller have to be connected to data lines in every DRAM module, i.e. via multidrop buses. As the memory width increases together with the access speed, the signal degrades at the interface between the bus and the device. This limits the speed and memory density, so FB-DIMMs take a different approach to solve the problem.

GDDR4 SDRAM, an abbreviation for Graphics Double Data Rate 4 Synchronous Dynamic Random-Access Memory, is a type of graphics card memory (SGRAM) specified by the JEDEC Semiconductor Memory Standard. It is a rival medium to Rambus's XDR DRAM. GDDR4 is based on DDR3 SDRAM technology and was intended to replace the DDR2-based GDDR3, but it ended up being replaced by GDDR5 within a year.

<span class="mw-page-title-main">Memory module</span> Printed circuit board for computer memory

In computing, a memory module or RAM stick is a printed circuit board on which memory integrated circuits are mounted.

Double Data Rate 4 Synchronous Dynamic Random-Access Memory is a type of synchronous dynamic random-access memory with a high bandwidth interface.

<span class="mw-page-title-main">LPDDR</span> Computer hardware

Low-Power Double Data Rate (LPDDR), also known as LPDDR SDRAM, is a type of synchronous dynamic random-access memory (SDRAM) that consumes less power than other random access memory designs and is thus targeted for mobile computing devices such as laptop computers and smartphones. Older variants are also known as Mobile DDR, and abbreviated as mDDR.

A memory rank is a set of DRAM chips connected to the same chip select, which are therefore accessed simultaneously. In practice all DRAM chips share all of the other command and control signals, and only the chip select pins for each rank are separate.

<span class="mw-page-title-main">Netlist, Inc.</span> International SSD manufacturer from Irvine, California

Netlist, Inc. is a Delaware-registered corporation headquartered in Irvine, California that designs and sells high-performance SSDs and modular memory subsystems to enterprise customers in diverse industries. It also manufactures a line of specialty and legacy memory products to storage customers, appliance customers, system builders and cloud and datacenter customers. Netlist holds a portfolio of patents in the areas of server memory, hybrid memory, storage class memory, rank multiplication and load reduction. Netlist has more than 120 employees and an annual revenue of US$142.4 million as of 2021 The stock was added to NASDAQ in late 2006. In the initial public offering of its common stock in 2006, Netlist sold 6,250,000 shares at $7.00 each. On September 26, 2018, Netlist announced they were moving from NASDAQ and currently trades on the OTCQB.

<span class="mw-page-title-main">UniDIMM</span> Specification for DIMMs

UniDIMM is a specification for dual in-line memory modules (DIMMs), which are printed circuit boards (PCBs) designed to carry dynamic random-access memory (DRAM) chips. UniDIMMs can be populated with either DDR3 or DDR4 chips, with no support for any additional memory control logic; as a result, the computer's memory controller must support both DDR3 and DDR4 memory standards. The UniDIMM specification was created by Intel for its Skylake microarchitecture, whose integrated memory controller (IMC) supports both DDR3 and DDR4 memory technologies.

High Bandwidth Memory (HBM) is a computer memory interface for 3D-stacked synchronous dynamic random-access memory (SDRAM) initially from Samsung, AMD and SK Hynix. It is used in conjunction with high-performance graphics accelerators, network devices, high-performance datacenter AI ASICs, as on-package cache in CPUs and on-package RAM in upcoming CPUs, and FPGAs and in some supercomputers. The first HBM memory chip was produced by SK Hynix in 2013, and the first devices to use HBM were the AMD Fiji GPUs in 2015.

References

  1. ↑ Here, K, M, G, or T refer to the binary prefixes based on powers of 1024.
  2. 1 2 Smith, Ryan (July 14, 2020). "DDR5 Memory Specification Released: Setting the Stage for DDR5-6400 And Beyond". AnandTech. Retrieved July 15, 2020.
  3. 1 2 3 "DDR5 Memory Standard: An introduction to the next generation of DRAM module technology". Kingston Technology. January 2024. Retrieved February 19, 2023.
  4. 1 2 DDR5 SDRAM Product Core (PDF) (Data Sheet). Micron. October 2022. CCM005-1684161373-23. Archived from the original (PDF) on June 21, 2023. Retrieved May 15, 2023.
  5. ↑ Manion, Wayne (March 31, 2017). "DDR5 will boost bandwidth and lower power consumption". Tech Report. Retrieved April 1, 2017.
  6. ↑ Cunningham, Andrew (March 31, 2017). "Next-generation DDR5 RAM will double the speed of DDR4 in 2018". Ars Technica. Retrieved January 15, 2018.
  7. ↑ Dr. Ian Cutress (October 6, 2020). "Insights into DDR5 Sub-timings and Latencies". AnandTech. In terms of single access latency, we are ultimately not going to be any faster than we were by the end of the DDR3 era. DDR3-1866 at CL13 was already at 13.93 nanoseconds.
  8. ↑ "DDR5 vs DDR4 – All the Design Challenges & Advantages".
  9. ↑ Lilly, Paul (September 22, 2017). "DDR5 memory is twice as fast as DDR4 and slated for 2019". PC Gamer. Retrieved January 15, 2018.
  10. 1 2 Tyson, Mark (September 22, 2017). "Rambus announces industry's first fully functional DDR5 DIMM". hexus.net.
  11. ↑ "SK Hynix Inc. Announces 1Ynm 16Gb DDR5 DRAM" (Press release). SK Hynix. November 15, 2018. Archived from the original on December 31, 2018. Retrieved November 18, 2018. The new 16Gb DDR5 DRAM supports a data transfer rate of 5200Mbps
  12. ↑ Shilov, Anton. "SK Hynix Details DDR5-6400". anandtech.com.
  13. ↑ "SK hynix Launches World's First DDR5 DRAM". hpcwire.com.
  14. ↑ "SK hynix: DDR5 DRAM Launches". businesskorea.co.kr. October 7, 2020.
  15. ↑ "JEDEC Updates Standard for Low Power Memory Devices: LPDDR5" (Press release). JEDEC. February 19, 2019.
  16. ↑ Liu, Zhiye (July 15, 2020). "DDR5 Specification Released: Fast RAM With Built-In Voltage Regulators". Tom's Hardware.
  17. ↑ Cutress, Ian, Why DDR5 does NOT have ECC (by default) , retrieved August 7, 2021
  18. ↑ "Introducing Micron DDR5 SDRAM: More Than a Generational Update" (PDF). Retrieved July 10, 2023.
  19. ↑ "DDR5 SDRAM UDIMM Core: Product Description" (PDF). Micron Technology, Inc. p. 1. Archived from the original (PDF) on December 25, 2023. Voltage (external supply, nominal) / VIN_Bulk: 5V / Bulk input DC supply voltage from system
  20. ↑ "P8900 PMIC for DDR5 RDIMMs and LRDIMMs". Renesas . Retrieved July 19, 2020.
    "P8911 PMIC for Client DDR5 Memory Modules". Renesas . Retrieved July 19, 2020.
  21. ↑ "DDR5 SDRAM RDIMM Based on 16Gb M-die" (PDF). SK Hynix. p. 7. Archived from the original (PDF) on October 29, 2021. Retrieved October 29, 2021. VIN_BULK[:] 12 V power input supply pin to the PMIC. VIN_MGMT[:] 3.3 V power input supply pin to the PMIC for VOUT_1.8V & VOUT_1.0V LDO output, side band management access, internal memory read operation.
  22. ↑ USpatent 10769082,Patel, Shwetal Arvind; Zhang, Andy& Meng, Wen Jieet al.,"DDR5 PMIC Interface Protocol and Operation",published 2019-11-07, assigned to Integrated Device Technology, Inc.
  23. ↑ "JEDEC DDR5 SDRAM Specification". JEDEC committee JC42.3. Retrieved May 15, 2023.
  24. ↑ "DDR4 und DDR5: H610-Mainboard kombiniert beide Speicher-Generationen".
  25. ↑ Copeman, Anyron (June 15, 2023). "Everything you need to know about the AMD Ryzen 7000 Series". Tech Advisor. Archived from the original on June 17, 2023. Retrieved June 28, 2023.
  26. ↑ Goetting, Chris (November 10, 2022). "AMD 4th Gen EPYC 9004 Series Launched: Genoa Tested In A Data Center Benchmark Gauntlet". HotHardware. Retrieved June 28, 2023.
  27. ↑ Goetting, Chris (June 13, 2023). "AMD Unleashes EPYC Bergamo And Genoa-X Data Center CPUs, AI-Ready Instinct MI300X GPUs". HotHardware. Retrieved June 28, 2023.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.