Sapphire Rapids

Last updated

Sapphire Rapids
General information
Launched2022;1 year's time (2022)
Designed by Intel
Architecture and classification
Min. feature size Intel 7
Architecture x86-64
Microarchitecture Golden Cove
Instructions x86-64
Extensions
Products, models, variants
Brand name(s)
    • Xeon
History
Predecessor Ice Lake-SP (1S and 2S systems)
Cooper Lake (4S and 8S systems)

Sapphire Rapids is a codename for Intel's next generation Xeon server processors based on Intel 7, which is rebranded 10 Enhanced SuperFin process. [1] [2] Sapphire Rapids CPUs are designed for data centers; the roughly contemporary Alder Lake is intended for the wider public. [3]

Contents

Sapphire Rapids will be used as part of the Eagle Stream server platform in 2022. [4] [5] In addition, it will be powering one of the first exascale supercomputers in the United States, Aurora, at Argonne National Laboratory. [6]

Features

CPU

I/O

See also

Related Research Articles

Tick–tock was a production model adopted in 2007 by chip manufacturer Intel. Under this model, every microarchitecture change (tock) was followed by a die shrink of the process technology (tick). It was replaced by the process–architecture–optimization model, which was announced in 2016 and is like a tick–tock cycle followed by an optimization phase. As a general engineering model, tick–tock is a model that refreshes one side of a binary system each release cycle.

Advanced Vector Extensions are extensions to the x86 instruction set architecture for microprocessors from Intel and AMD proposed by Intel in March 2008 and first supported by Intel with the Sandy Bridge processor shipping in Q1 2011 and later on by AMD with the Bulldozer processor shipping in Q3 2011. AVX provides new features, new instructions and a new coding scheme.

Haswell (microarchitecture) Intel processor microarchitecture

Haswell is the codename for a processor microarchitecture developed by Intel as the "fourth-generation core" successor to the Ivy Bridge. Intel officially announced CPUs based on this microarchitecture on June 4, 2013, at Computex Taipei 2013, while a working Haswell chip was demonstrated at the 2011 Intel Developer Forum. With Haswell, which uses a 22 nm process, Intel also introduced low-power processors designed for convertible or "hybrid" ultrabooks, designated by the "U" suffix.

Intel Core Mid-range to high-end central processing units

Intel Core are streamlined midrange consumer, workstation and enthusiast computers central processing units (CPU) marketed by Intel Corporation. These processors displaced the existing mid- to high-end Pentium processors at the time of their introduction, moving the Pentium to the entry level. Identical or more capable versions of Core processors are also sold as Xeon processors for the server and workstation markets.

LGA 2011

LGA 2011, also called Socket R, is a CPU socket by Intel released on November 14, 2011. It launched alongside with LGA 1356 to replace its predecessor, LGA 1366 and LGA 1567. While LGA 1356 was designed for dual-processor or low-end servers, LGA 2011 was designed for high-end desktops and high-performance servers. The socket has 2011 protruding pins that touch contact points on the underside of the processor.

Skylake (microarchitecture) CPU microarchitecture by Intel

Skylake is the codename used by Intel for a processor microarchitecture that was launched in August 2015 succeeding the Broadwell microarchitecture. Skylake is a microarchitecture redesign using the same 14 nm manufacturing process technology as its predecessor, serving as a "tock" in Intel's "tick–tock" manufacturing and design model. According to Intel, the redesign brings greater CPU and GPU performance and reduced power consumption. Skylake CPUs share their microarchitecture with Kaby Lake, Coffee Lake, Cannon Lake, Whiskey Lake, and Comet Lake CPUs.

Intel Ivy Bridge-based Xeon microprocessors is the follow-up to Sandy Bridge-E, using the same CPU core as the Ivy Bridge processor, but in LGA 2011, LGA 1356 and LGA 2011-1 packages for workstations and servers.

AVX-512 are 512-bit extensions to the 256-bit Advanced Vector Extensions SIMD instructions for x86 instruction set architecture (ISA) proposed by Intel in July 2013, and implemented in Intel's Xeon Phi x200 and Skylake-X CPUs; this includes the Core-X series, as well as the new Xeon Scalable Processor Family and Xeon D-2100 Embedded Series.

Double Data Rate 5 Synchronous Dynamic Random-Access Memory is a type of synchronous dynamic random-access memory. Compared to its predecessor DDR4 SDRAM, DDR5 is planned to reduce power consumption, while doubling bandwidth. The standard, originally targeted for 2018, was released on 14 July 2020.

Zen (first generation microarchitecture) 2017 AMD 14-nanometre processor microarchitecture

Zen is the codename for the first iteration in a family of computer processor microarchitectures of the same name from AMD. It was first used with their Ryzen series of CPUs in February 2017. The first Zen-based preview system was demonstrated at E3 2016, and first substantially detailed at an event hosted a block away from the Intel Developer Forum 2016. The first Zen-based CPUs codenamed "Summit Ridge" reached the market in early March 2017, Zen-derived Epyc server processors launched in June 2017 and Zen-based APUs arrived in November 2017.

Ice Lake is Intel's codename for the 10th generation Intel Core mobile and 3rd generation Xeon Scalable server processors based on the new Sunny Cove microarchitecture. Ice Lake represents an Architecture step in Intel's Process-Architecture-Optimization model. Produced on the second generation of Intel's 10 nm process, 10 nm+, Ice Lake is Intel's second microarchitecture to be manufactured on the 10 nm process, following the limited launch of Cannon Lake in 2018. However, Intel altered their naming scheme in 2020 for the 10 nm process. In this new naming scheme, Ice Lake's manufacturing process is called simply 10 nm, without any appended pluses.

Epyc

EPYC is a brand of x86-64 microprocessors designed and sold by AMD, based on the company's Zen microarchitecture. Introduced in June 2017, they are specifically targeted for the server and embedded system markets. Epyc processors share the same microarchitecture as their regular desktop-grade counterparts, but have enterprise-grade features such as higher core counts, more PCI Express lanes, support for larger amounts of RAM, and larger cache memory. They also support multi-chip and dual-socket system configurations by using Infinity Fabric interchip interconnect.

Cascade Lake is an Intel codename for a 14 nanometer server, workstation and enthusiast processor microarchitecture, launched in April 2019. In Intel's Process-Architecture-Optimization model, Cascade Lake is an optimization of Skylake. Intel states that this will be their first microarchitecture to support 3D XPoint-based memory modules. It also features Deep Learning Boost instructions and mitigations for Meltdown and Spectre. Intel officially launched new Xeon Scalable SKUs on February 24, 2020.

LGA 1200

LGA 1200 is an Intel microprocessor compatible socket for Comet Lake and Rocket Lake desktop CPUs which was released in Q2 2020.

Intel Xe, earlier known unofficially as Gen12, is GPU architecture developed by Intel.

Rocket Lake is Intel's codename for its 11th generation Core microprocessors. Released on March 30, 2021, it is based on the new Cypress Cove microarchitecture, a variant of Sunny Cove backported to Intel's 14 nm process node. Rocket Lake cores contain significantly more transistors than current Skylake-derived Comet Lake cores.

Alder Lake is Intel's codename for the 12th-generation of Intel Core processors based on a hybrid architecture utilizing Golden Cove high-performance cores and Gracemont power-efficient cores. Intel expects to launch Alder Lake on November 19th, 2021. It is to be fabricated using Intel's Intel 7 process, previously referred to as Intel 10 nm Enhanced SuperFin (10ESF).

Gracemont is an upcoming microarchitecture for low-power processors used in systems on a chip (SoCs) made by Intel, and is the successor to Tremont. Like its predecessor, it will also be implemented as low-power cores in a hybrid design of the upcoming Alder Lake processors.

Golden Cove is a codename for a CPU microarchitecture developed by Intel and scheduled to be released in 2021. It will succeed three microarchitectures: Sunny Cove, Willow Cove, and Cypress Cove. It will be fabricated using Intel's 7 nm class process node called Intel 7, previously referred to as 10 nm Enhanced SuperFin (10ESF).

References

  1. Cutress, Dr Ian. "Intel's 11th Gen Core Tiger Lake SoC Detailed: SuperFin, Willow Cove and Xe-LP". www.anandtech.com. Retrieved 20 August 2020.
  2. Mujtaba, Hassan (14 October 2019). "Intel Sapphire Rapids & Granite Rapids Xeons Are LGA 4677 Compatible". Wccftech. Retrieved 14 March 2020.
  3. "Intel: Alder Lake Sampling, Sapphire Rapids Samples in Q4". Tom's Hardware. 27 October 2020.
  4. Mujtaba, Hassan (21 May 2019). "Intel Xeon Roadmap Leak, 10nm Ice Lake, Sapphire Rapids CPU Detailed". Wccftech. Retrieved 14 March 2020.
  5. June 2021, Paul Alcorn 29 (29 June 2021). "Intel's Sapphire Rapids Roadmap Slips: Enters Production in 2022". Tom's Hardware. Retrieved 30 June 2021.
  6. Russell, John (17 November 2019). "Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI". HPCwire. Retrieved 18 November 2019.
  7. "Intel® AVX512-FP16 Architecture Specification, June 2021, Revision 1.0, Ref. 347407-001US" (PDF). Intel. 30 June 2021. Retrieved 4 July 2021.
  8. "Intel® Architecture Instruction Set Extensions Programming Reference" (PDF). Intel. 2020. Retrieved 21 October 2020.
  9. "Introducing the Intel® Data Streaming Accelerator (Intel® DSA)". 20 November 2019.
  10. May 2019, Arne Verheyde 22 (22 May 2019). "Leaked Intel Server Roadmap Shows DDR5, PCIe 5.0 in 2021, Granite Rapids in 2022". Tom's Hardware. Retrieved 10 April 2021.
  11. December 2020, Anton Shilov 30 (30 December 2020). "Intel Confirms On-Package HBM Memory Support for Sapphire Rapids". Tom's Hardware. Retrieved 1 January 2021.