ARM Cortex-A17

Last updated

ARM Cortex-A17
General information
Designed by ARM Holdings
Performance
Max. CPU clock rate 1.25 GHz   to 2.75 GHz  
Cache
L1 cache
  • 3264 KiB instruction
  • 32 KiB data [1]
L2 cache256 KiB8 MiB [1] (configurable L2 cache controller)
Architecture and classification
Instruction set ARMv7-A
Physical specifications
Cores
  • 14, can be combined with less powerful A7 cores in a big.LITTLE configuration [1]
History
Predecessor ARM Cortex-A12
ARM Cortex-A9

The ARM Cortex-A17 is a 32-bit processor core implementing the ARMv7-A architecture, licensed by ARM Holdings. Providing up to four cache-coherent cores, it serves as the successor to the Cortex-A9 and replaces the previous ARM Cortex-A12 specifications. [2] ARM claims that the Cortex-A17 core provides 60% higher performance than the Cortex-A9 core, while reducing the power consumption by 20% under the same workload. [1]

Contents

ARM renamed Cortex-A12 to a variant of Cortex-A17 since the second revision of the A12 core in early 2014, because these two were indistinguishable in performance and all features available in the A17 were used as upgrades in the A12. [3] [4]

New features of the Cortex-A17 specification, not found in the Cortex-A9 specification, are all improvements from the third-generation ARM Cortex-A, which also includes the Cortex-A7 and Cortex-A15: [3]

Modern Linux kernel implementations will report and support the above features thus :

processor       : 3 model name      : ARMv7 Processor rev 1 (v7l) BogoMIPS        : 48.00 Features        : half thumb fastmult vfp edsp thumbee neon vfpv3 tls vfpv4 idiva idivt vfpd32 lpae evtstrm CPU implementer : 0x41 CPU architecture: 7 CPU variant     : 0x0 CPU part        : 0xc0d CPU revision    : 1

See also

Related Research Articles

ARM is a family of reduced instruction set computer (RISC) instruction set architectures for computer processors, configured for various environments. Arm Ltd. develops the architectures and licenses them to other companies, who design their own products that implement one or more of those architectures, including system on a chip (SoC) and system on module (SOM) designs, that incorporate different components such as memory, interfaces, and radios. It also designs cores that implement these instruction set architectures and licenses these designs to many companies that incorporate those core designs into their own products.

<span class="mw-page-title-main">AMD APU</span> Marketing term by AMD

AMD Accelerated Processing Unit (APU), formerly known as Fusion, is a series of 64-bit microprocessors from Advanced Micro Devices (AMD), combining a general-purpose AMD64 central processing unit (CPU) and 3D integrated graphics processing unit (IGPU) on a single die.

<span class="mw-page-title-main">Tegra</span> System on a chip by Nvidia

Tegra is a system on a chip (SoC) series developed by Nvidia for mobile devices such as smartphones, personal digital assistants, and mobile Internet devices. The Tegra integrates an ARM architecture central processing unit (CPU), graphics processing unit (GPU), northbridge, southbridge, and memory controller onto one package. Early Tegra SoCs are designed as efficient multimedia processors. The Tegra-line evolved to emphasize performance for gaming and machine learning applications without sacrificing power efficiency, before taking a drastic shift in direction towards platforms that provide vehicular automation with the applied "Nvidia Drive" brand name on reference boards and its semiconductors; and with the "Nvidia Jetson" brand name for boards adequate for AI applications within e.g. robots or drones, and for various smart high level automation purposes.

<span class="mw-page-title-main">ARM Cortex-A9</span> 32-bit multicore processor developed by SR1

The ARM Cortex-A9 MPCore is a 32-bit multi-core processor that provides up to 4 cache-coherent cores, each implementing the ARM v7 architecture instruction set. It was introduced in 2007.

An Advanced Encryption Standard instruction set is now integrated into many processors. The purpose of the instruction set is to improve the speed and security of applications performing encryption and decryption using Advanced Encryption Standard (AES).

<span class="mw-page-title-main">ARM Cortex-A15</span> Family of microprocessor cores with ARM microarchitecture

The ARM Cortex-A15 MPCore is a 32-bit processor core licensed by ARM Holdings implementing the ARMv7-A architecture. It is a multicore processor with out-of-order superscalar pipeline running at up to 2.5 GHz.

The ARM Cortex-A is a group of 32-bit and 64-bit RISC ARM processor cores licensed by Arm Holdings. The cores are intended for application use. The group consists of 32-bit only cores: ARM Cortex-A5, ARM Cortex-A7, ARM Cortex-A8, ARM Cortex-A9, ARM Cortex-A12, ARM Cortex-A15, ARM Cortex-A17 MPCore, and ARM Cortex-A32, 32/64-bit mixed operation cores: ARM Cortex-A35, ARM Cortex-A53, ARM Cortex-A55, ARM Cortex-A57, ARM Cortex-A72, ARM Cortex-A73, ARM Cortex-A75, ARM Cortex-A76, ARM Cortex-A77, ARM Cortex-A78, ARM Cortex-A710, and ARM Cortex-A510 Refresh, and 64-bit only cores: ARM Cortex-A34, ARM Cortex-A65, ARM Cortex-A510 (2021), and ARM Cortex-A715.

The ARM Cortex-A5 is a 32-bit processor core licensed by ARM Holdings implementing the ARMv7-A architecture announced in 2009.

<span class="mw-page-title-main">ARM Cortex-A7</span>

The ARM Cortex-A7 MPCore is a 32-bit microprocessor core licensed by ARM Holdings implementing the ARMv7-A architecture announced in 2011.

<span class="mw-page-title-main">Apple A6</span> System on a chip (SoC) designed by Apple Inc.

The Apple A6 is a 32-bit package on package (PoP) system on a chip (SoC) designed by Apple Inc. that was introduced on September 12, 2012 at the launch of the iPhone 5. Apple states that it is up to twice as fast and has up to twice the graphics power compared with its predecessor, the Apple A5. Software updates for devices using this chip ceased in 2019, with the release of iOS 10.3.4 on the iPhone 5 as it was discontinued with the release of iOS 11 in 2017.

Scorpion is a central processing unit (CPU) core designed by Qualcomm for use in their Snapdragon mobile systems on chips (SoCs). It was released in 2008. It was designed in-house, but has many architectural similarities with the ARM Cortex-A8 and Cortex-A9 CPU cores.

Qualcomm Krait is an ARM-based central processing unit included in the Snapdragon S4 and earlier models of Snapdragon 400/600/800 series SoCs. It was introduced in 2012 as a successor to the Scorpion CPU and although it has architectural similarities, Krait is not a Cortex-A15 core, but it was designed in-house. In 2015, Krait was superseded by the 64-bit Kryo architecture, first introduced in Snapdragon 820 SoC.

<span class="mw-page-title-main">Apple A6X</span> System on a chip (SoC) designed by Apple Inc.

The Apple A6X is a 32-bit system-on-a-chip (SoC) designed by Apple Inc., introduced at the launch of the 4th generation iPad on October 23, 2012. It is a high-performance variant of the Apple A6 and the last 32-bit chip Apple used on an iOS device before Apple switched to 64-bit. Apple claims the A6X has twice the CPU performance and up to twice the graphics performance of its predecessor, the Apple A5X. Software updates for the 4th generation iPad ended in 2019 with the release of iOS 10.3.4 for cellular models, thus ceasing support for this chip as it was discontinued with the release of iOS 11 in 2017.

The ARM Cortex-A12 is a 32-bit processor core licensed by ARM Holdings implementing the ARMv7-A architecture. It provides up to 4 cache-coherent cores. The Cortex-A12 is a successor to the Cortex-A9.

<span class="mw-page-title-main">AArch64</span> 64-bit extension of the ARM architecture

AArch64 or ARM64 is the 64-bit extension of the ARM architecture family.

The ARM Cortex-A57 is a central processing unit implementing the ARMv8-A 64-bit instruction set designed by ARM Holdings. The Cortex-A57 is an out-of-order superscalar pipeline. It is available as SIP core to licensees, and its design makes it suitable for integration with other SIP cores into one die constituting a system on a chip (SoC).

<span class="mw-page-title-main">ARM Cortex-A53</span> Microarchitecture implementing the ARMv8-A 64-bit instruction set designed by ARM Holdings

The ARM Cortex-A53 is one of the first two central processing units implementing the ARMv8-A 64-bit instruction set designed by ARM Holdings' Cambridge design centre. The Cortex-A53 is a 2-wide decode superscalar processor, capable of dual-issuing some instructions. It was announced October 30, 2012 and is marketed by ARM as either a stand-alone, more energy-efficient alternative to the more powerful Cortex-A57 microarchitecture, or to be used alongside a more powerful microarchitecture in a big.LITTLE configuration. It is available as an IP core to licensees, like other ARM intellectual property and processor designs.

K12 was to be AMD's first custom microarchitecture based on the ARMv8-A (AArch64) instruction set with a planned release in 2017. Its predecessor, the Opteron A1100 series, also ARMv8-A, used ARM Cortex-A57 cores. As of 2023 the product has officially been canceled.

This is a comparison of processors based on the ARM family of instruction sets designed by ARM Holdings and 3rd parties, sorted by version of the ARM instruction set, release and name.

References

  1. 1 2 3 4 5 Nathan Kirsch (February 11, 2014). "ARM Cortex-A17 To Have 60% More Performance Than Cortex-A9 Processor". legitreviews.com. Retrieved March 24, 2015.
  2. "ARM Cortex-A17 Processor". arm.com. 2014. Retrieved February 13, 2015.
  3. 1 2 Anand Lal Shimpi (February 11, 2014). "ARM Cortex A17: An Evolved Cortex A12 for the Mainstream in 2015". AnandTech . Retrieved September 30, 2014.
  4. Stefan Rosinger (October 1, 2014). "ARM Cortex-A17 / Cortex-A12 processor update". community.arm.com.
  5. Anand Lal Shimpi (July 17, 2013). "The ARM Diaries, Part 2: Understanding the Cortex A12". AnandTech . Retrieved February 13, 2015.