ARM Neoverse

Last updated

The ARM Neoverse is a group of 64-bit ARM processor cores licensed by Arm Holdings. The cores are intended for datacenter, edge computing, and high-performance computing use. The group consists of ARM Neoverse V-Series, ARM Neoverse N-Series, and ARM Neoverse E-Series. [1] [2]

Contents

Neoverse V-Series

The Neoverse V-Series processors are intended for high-performance computing.

Neoverse V1

Neoverse V1 (code named Zeus [3] ) is derived from the Cortex-X1 [4] and implements the ARMv8.4-A instruction set and some part of ARMv8.6-A. [5] It was officially announced by Arm on September 22, 2020. [6] It is said to be initially realized with a 7 nm process from TSMC. One of the changes from the X1 is that it supports SVE 2x256-bit.

According to The Next Platform, the AWS Graviton3 is based on the Neoverse V1. [7] [8]

Neoverse V2

Neoverse V2 (code named Demeter) is derived from the ARM Cortex-X3 and implements the ARMv9.0-A instruction set. It was officially announced by Arm on September 14, 2022. [9] [10] NVIDIA Grace, [11] AWS Graviton4 [12] and Google Axion [13] are based on the Neoverse V2.

Notable changes from the Neoverse V1: [14]

Neoverse V3

Neoverse V3, (code named Poseidon) was teased by Arm alongside the V2 and E2 announcements. [15] It is targeted for systems including DDR5, PCIe gen6, and CXL 3.0. The codename Poseidon was first used for the generation succeeding Zeus, now V1, and targeted for 2021 on a 5nm node. [16]

Neoverse N-Series

The Neoverse N-Series processors are intended for core datacenter usage.

Neoverse N1

On February 20, 2019, Arm announced the Neoverse N1 microarchitecture (code named Ares) derived from the Cortex-A76 redesigned for infrastructure/server applications. The reference design supports up to 64 or 128 Neoverse N1 cores. [17] [18]

Notable changes from the Cortex-A76:

Neoverse N1 implements the ARMv8.2-A instruction set.

The Ampere Altra (2-socket 80-core) and AWS Graviton2 (64-core) CPU platforms are based on Neoverse N1 cores and were released in 2020. [19]

Neoverse N2

The Neoverse N2 (code named Perseus) is derived from the Cortex-A710 and implements the ARMv9.0-A instruction set. [19] It was officially announced by Arm on September 22, 2020. [6] On August 28, 2023, Arm announced the Neoverse CSS N2 (Genesis), a customizable CPU subsystem implementation by Arm to reduce the time to market for customers. [20] [21] [22] [23] Microsoft Azure Cobalt 100 128 Core CPU uses Neoverse N2. [24]

Notable changes from the Neoverse N1: [25] [26]

Neoverse N-Next

Neoverse N-Next, presumably N3, was teased by Arm alongside the V2 and E2 announcements. [15] It is targeted for systems including DDR5, PCIe gen6, and CXL 3.0.

Neoverse E-Series

The Neoverse E-Series processors are intended for edge computing. They are designed for increased data throughput at decreased power consumption.

Neoverse E1

Neoverse E1 is derived from the Cortex-A65AE [27] and implements the ARMv8.2-A instruction set. It support SMT.

Neoverse E2

Neoverse E2 is derived from the Cortex-A510 [15] and implements the ARMv9-A instruction set.

Neoverse E-Next

Neoverse E-Next, presumably E3, was teased by Arm alongside the V2 and E2 announcements. [15] It is targeted for systems including DDR5, PCIe gen6, and CXL 3.0.

Matrix multiplication theoretical performance

ops/cycle per core
INT8 BF16 FP32 FP64
Neoverse N1 [28] 6432168
Neoverse N2 [28] 12864168
Neoverse V1 [28] 2561283216
Intel 3rd Gen Xeon SP [29] 256—6432
Intel 4th Gen Xeon SP [29] 204810246432

Successors

With code name Poseidon a successor for Neoverse V1 (aka Zeus) [30] was first publicly mentioned on TechCon 2018. Actual introduction (used by third party chip designers in their products) was given in form of a rough target date of 2021. Its initial realization process is said to be 5 nm by TSMC.

Related Research Articles

ARM is a family of RISC instruction set architectures (ISAs) for computer processors. Arm Ltd. develops the ISAs and licenses them to other companies, who build the physical devices that use the instruction set. It also designs and licenses cores that implement these ISAs.

<span class="mw-page-title-main">ARM big.LITTLE</span> Heterogeneous computing architecture

ARM big.LITTLE is a heterogeneous computing architecture developed by ARM Holdings, coupling relatively battery-saving and slower processor cores (LITTLE) with relatively more powerful and power-hungry ones (big). The intention is to create a multi-core processor that can adjust better to dynamic computing needs and use less power than clock scaling alone. ARM's marketing material promises up to a 75% savings in power usage for some activities. Most commonly, ARM big.LITTLE architectures are used to create a multi-processor system-on-chip (MPSoC).

<span class="mw-page-title-main">HiSilicon</span> Chinese fabless semiconductor manufacturing company, fully owned by Huawei

HiSilicon is a Chinese fabless semiconductor company based in Shenzhen, Guangdong province and wholly owned by Huawei. HiSilicon purchases licenses for CPU designs from ARM Holdings, including the ARM Cortex-A9 MPCore, ARM Cortex-M3, ARM Cortex-A7 MPCore, ARM Cortex-A15 MPCore, ARM Cortex-A53, ARM Cortex-A57 and also for their Mali graphics cores. HiSilicon has also purchased licenses from Vivante Corporation for their GC4000 graphics core.

This is a comparison of ARM instruction set architecture application processor cores designed by ARM Holdings and 3rd parties. It does not include ARM Cortex-R, ARM Cortex-M, or legacy ARM cores.

The ARM Cortex-A72 is a central processing unit implementing the ARMv8-A 64-bit instruction set designed by ARM Holdings' Austin design centre. The Cortex-A72 is a 3-way decode out-of-order superscalar pipeline. It is available as SIP core to licensees, and its design makes it suitable for integration with other SIP cores into one die constituting a system on a chip (SoC). The Cortex-A72 was announced in 2015 to serve as the successor of the Cortex-A57, and was designed to use 20% less power or offer 90% greater performance.

Qualcomm Kryo is a series of custom or semi-custom ARM-based CPUs included in the Snapdragon line of SoCs.

The ARM Cortex-A75 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Holdings's Sophia design centre. The Cortex-A75 is a 3-wide decode out-of-order superscalar pipeline. The Cortex-A75 serves as the successor of the Cortex-A73, designed to improve performance by 20% over the A73 in mobile applications while maintaining the same efficiency.

The ARM Cortex-A76 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Holdings' Austin design centre. ARM states a 25% and 35% increase in integer and floating point performance, respectively, over a Cortex-A75 of the previous generation.

The ARM Cortex-A77 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Holdings' Austin design centre. ARM announced an increase of 23% and 35% in integer and floating point performance, respectively. Memory bandwidth increased 15% relative to the A76.

The ARM Cortex-A78 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Ltd.'s Austin centre.

The ARM Cortex-X1 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Holdings' Austin design centre as part of ARM's Cortex-X Custom (CXC) program.

The ARM Cortex-A510 is the successor to the ARM Cortex-A55 and the first ARMv9 high efficiency "LITTLE" CPU. It is the companion to the ARM Cortex-A710 "big" core. It is a clean-sheet 64-bit CPU designed by ARM Holdings' Cambridge design team.

The ARM Cortex-X2 is a central processing unit implementing the ARMv9-A 64-bit instruction set designed by ARM Holdings' Austin design centre as part of ARM's Cortex-X Custom (CXC) program. It forms part of Arm's Total Compute Solutions 2021 (TCS21) along with Arm's Cortex-A710, Cortex-A510, Mali-G710 and CoreLink CI-700/NI-700.

AWS Graviton is a family of 64-bit ARM-based CPUs designed by the Amazon Web Services (AWS) subsidiary Annapurna Labs. The processor family is distinguished by its lower energy use relative to x86-64, static clock rates, and omission of simultaneous multithreading. It was designed to be tightly integrated with AWS servers and datacenters, and is not sold outside Amazon.

The ARM Cortex-A715 is the second generation ARMv9 "big" Cortex CPU. Compared to its predecessor the Cortex-A710 the Cortex-A715 CPU is noted for having a 20% increase in power efficiency, and 5% improvement in performance. The Cortex-A715 shows comparable performance to the previous generation Cortex-X1 CPU. This generation of chips starting with the A715 drops native 32-bit support which is noted as a possible problem in 32-bit workloads. It forms part of Arm's Total Compute Solutions 2022 (TCS22) along with Arm's Cortex-X3, Cortex-A510, Arm Immortalis-G715 and CoreLink CI-700/NI-700.

The ARM Cortex-X3 is the third generation X-series high-performance CPU core from Arm. It forms part of Arm's Total Compute Solutions 2022 (TCS22) along with Arm's Cortex-A715, Cortex-A510, Immortalis-G715 and CoreLink CI-700/NI-700.

The ARM Cortex-X4 is a high-performance CPU core from Arm, released in 2023 as part of Arm's "total compute solution." It serves as the successor of ARM Cortex-X3. X-series CPU cores generally focus on high performance, and can be grouped with other ARM cores, such as ARM Cortex-A720 or/and ARM Cortex-A520 in a System-on-Chip (SoC).

The ARM Cortex-A520 is a "little" CPU core model from Arm unveiled in TCS23 it serves as a successor to the CPU core ARM Cortex-A510. The Cortex-A500 CPU cores series generally focus on high efficiency, the CPU core can be paired with the other CPU cores in its family like ARM Cortex-A720 or/and Cortex-X4 in a CPU cluster.

The ARM Cortex-A720 is a CPU core model from Arm unveiled in TCS23, it serves as a successor of the CPU core ARM Cortex-A715, Cortex-A700 CPU cores series generally focus on high performance and efficiency, the CPU core can be paired with other cores in its family like ARM Cortex-X4 or/and ARM Cortex-A520 in a CPU cluster. It can be used as either "big" or "LITTLE".

References

  1. ↑ "Arm Neoverse".
  2. ↑ "Arm Puts Some Muscle Into Future Neoverse Server CPU Designs". 27 April 2021.
  3. ↑ "Neoverse V1 - Microarchitectures - ARM - WikiChip".
  4. ↑ "Arm Announces Neoverse V1, N2 Platforms & CPUs, CMN-700 Mesh: More Performance, More Cores, More Flexibility".
  5. ↑ "Neoverse V1" . Retrieved 2023-04-16.
  6. 1 2 "Accelerating the next generation cloud-to-edge infrastructure" . Retrieved 2023-04-16.
  7. ↑ "Inside Amazon's Graviton3 Arm Server Processor". 4 January 2022.
  8. ↑ "Graviton 3: First Impressions". Chips and Cheese. 2022-05-29. Retrieved 2023-09-16.
  9. ↑ "Redefining the global computing infrastructure with next-generation Arm Neoverse platforms".
  10. ↑ "Neoverse V2". developer.arm.com. Retrieved 2023-09-16.
  11. ↑ "NVIDIA Grace CPU and Arm Architecture". NVIDIA. Retrieved 2023-04-16.
  12. ↑ "Join the preview for new memory-optimized, AWS Graviton4-powered Amazon EC2 instances (R8g)". AWS. Retrieved 23 December 2023.
  13. ↑ "Introducing Google's new Arm-based CPU". Google Cloud Blog. Retrieved 2024-04-10.
  14. ↑ "Hot Chips 2023: Arm's Neoverse V2". Chips and Cheese. 2023-09-11. Retrieved 2023-09-16.
  15. 1 2 3 4 "Arm Announces Neoverse V2 and E2: The Next Generation of Arm Server CPU Cores".
  16. ↑ Kennedy, Patrick (2018-10-16). "Arm Neoverse Brand Launched for Infrastructure Servers to Edge". ServeTheHome. Retrieved 2024-02-02.
  17. ↑ Frumusanu, Andrei. "Arm Announces Neoverse N1 & E1 Platforms & CPUs: Enabling A Huge Jump In Infrastructure Performance". www.anandtech.com. Retrieved 2020-06-17.
  18. ↑ "Arm Launches New Neoverse N1 and E1 Server Cores". WikiChip Fuse. 2019-02-20. Retrieved 2020-06-17.
  19. 1 2 Frumusanu, Andrei. "Arm Announces Neoverse V1, N2 Platforms & CPUs, CMN-700 Mesh: More Performance, More Cores, More Flexibility". www.anandtech.com. Retrieved 2022-05-05.
  20. ↑ "Neoverse CSS Fastest Path to Production Silicon - Infrastructure Solutions blog - Arm Community blogs - Arm Community". community.arm.com. 2023-08-28. Retrieved 2023-09-16.
  21. ↑ Ltd, Arm. "Neoverse Compute Subsystems". Arm | The Architecture for the Digital World. Retrieved 2023-09-16.
  22. ↑ "Arm at HC35 (2023): CSS-Genesis". Chips and Cheese. 2023-09-13. Retrieved 2023-09-16.
  23. ↑ Morgan, Timothy Prickett (2023-08-31). "Arm Gets Closer To Creating Full-Blown Server CPU Designs - The Next Platform". www.nextplatform.com. Retrieved 2023-09-16.
  24. ↑ https://www.servethehome.com/microsoft-azure-cobalt-100-128-core-arm-neoverse-n2-cpu-launched/
  25. ↑ "ARM's Neoverse N2: Cortex A710 for Servers". Chips and Cheese. 2023-08-18. Retrieved 2023-09-16.
  26. ↑ Frumusanu, Andrei. "Arm Announces Neoverse V1, N2 Platforms & CPUs, CMN-700 Mesh: More Performance, More Cores, More Flexibility". www.anandtech.com. Retrieved 2023-09-16.
  27. ↑ "Arm Announces Neoverse N1 & E1 Platforms & CPUs: Enabling a Huge Jump in Infrastructure Performance".
  28. 1 2 3 "Arm Announces Neoverse V1, N2 Platforms & CPUs, CMN-700 Mesh: More Performance, More Cores, More Flexibility" . Retrieved 2023-04-16.
  29. 1 2 "Accelerate Artificial Intelligence (AI) Workloads with Intel Advanced Matrix Extensions (Intel AMX)" (PDF). Intel. Retrieved 2023-04-13.
  30. ↑ "Poseidon - Microarchitectures - ARM - WikiChip".
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.