PWRficient

Last updated

PWRficient is a microprocessor series by P.A. Semi where the PA6T-1682M was the only one that became an actual product.

Contents

PWRficient processors comply with the 64-bit Power ISA, and are designed for high performance and extreme power efficiency. The processors are highly modular and can be combined to multi-core system-on-a-chip (SoC) designs, combining CPU, northbridge, and southbridge functionality on a single processor die.

Details

The PA6T is the first and only processor core from P.A. Semi, in two distinct product lines: 16xxM dual core and 13xxM/E single core. The PA6T lines differed in L2 cache size, memory controllers, communication functionality, and cryptography offloading features. P.A. Semi planned up to 16 cores. [1]

The PA6T is the first Power ISA core designed from scratch in the previous ten years outside the AIM alliance, which included IBM, Motorola, Freescale, and Apple Inc.. Since Texas Instruments was an investors in P.A. Semi, it was suggested that its fabrication plants would have manufactured the PWRficient processors. [1]

PWRficient processors were initially shipped to select customers in February 2007 and were released worldwide in Q4 2007. [2]

P.A. Semi was bought by Apple Inc. in April 2008, [3] and closed development of PWRficient architecture processors. However, it will continue to manufacture, sell, and support these components for the foreseeable future due to an agreement with the US Government for some military applications. [4] [5] Some components of the P.A. Semi PWRficient were later integrated into Apple silicon. [6]

Implementation

PA6T-1682M
Pwrficient.png
General information
Launched2007
Discontinued2008
Designed by P.A. Semi
Performance
Max. CPU clock rate 1.8 GHz to 2.0 GHz
Cache
L1 cache 64+64 KB/core
L2 cache2 MB/core
Architecture and classification
Technology node 65 nm
Microarchitecture PA6T
Instruction set Power ISA (Power ISA v.2.04)
Physical specifications
Cores
  • 2

PWRficient processors comprise three parts:

CPU

PA6T

Memory system

CONEXIUM

I/O

ENVOI

Users

Related Research Articles

PowerPC RISC instruction set architecture by AIM alliance

PowerPC is a reduced instruction set computer (RISC) instruction set architecture (ISA) created by the 1991 Apple–IBM–Motorola alliance, known as AIM. PowerPC, as an evolving instruction set, has since 2006 been named Power ISA, while the old name lives on as a trademark for some implementations of Power Architecture–based processors.

AltiVec is a single-precision floating point and integer SIMD instruction set designed and owned by Apple, IBM, and Freescale Semiconductor — the AIM alliance. It is implemented on versions of the PowerPC processor architecture, including Motorola's G4, IBM's G5 and POWER6 processors, and P.A. Semi's PWRficient PA6T. AltiVec is a trademark owned solely by Freescale, so the system is also referred to as Velocity Engine by Apple and VMX by IBM and P.A. Semi.

SuperH is a 32-bit reduced instruction set computing (RISC) instruction set architecture (ISA) developed by Hitachi and currently produced by Renesas. It is implemented by microcontrollers and microprocessors for embedded systems.

Power Mac G5 Line of tower computers designed and manufactured by Apple

The Power Mac G5 is a series of personal computers designed, manufactured, and sold by Apple Computer, Inc. from 2003 to 2006 as part of the Power Mac series. When introduced, it was the most powerful computer in Apple's Macintosh lineup, and was marketed by the company as the world's first 64-bit desktop computer. It was also the first desktop computer from Apple to use an anodized aluminum alloy enclosure, and one of only three computers in Apple's lineup to utilize the PowerPC 970 CPU, the others being the iMac G5 and the Xserve G5.

The IBM RS64 is a family of microprocessors used in IBM's RS/6000 and AS/400 servers in the late 1990s.

The PowerPC 400 family is a line of 32-bit embedded RISC processor cores based on the PowerPC or Power ISA instruction set architectures. The cores are designed to fit inside specialized applications ranging from system-on-a-chip (SoC) microcontrollers, network appliances, application-specific integrated circuits (ASICs) and field-programmable gate arrays (FPGAs) to set-top boxes, storage devices and supercomputers.

The AMD Family 10h, or K10, is a microprocessor microarchitecture by AMD based on the K8 microarchitecture. Though there were once reports that the K10 had been canceled, the first third-generation Opteron products for servers were launched on September 10, 2007, with the Phenom processors for desktops following and launching on November 11, 2007 as the immediate successors to the K8 series of processors.

P. A. Semi was an American fabless semiconductor company founded in Santa Clara, California in 2003 by Daniel W. Dobberpuhl, who was previously the lead designer for the DEC Alpha 21064 and StrongARM processors. The company employed a 150-person engineering team which included people who had previously worked on processors like Itanium, Opteron and UltraSPARC. Apple Inc acquired P.A. Semi for $278 million in April 2008.

PA-8000

The PA-8000 (PCX-U), code-named Onyx, is a microprocessor developed and fabricated by Hewlett-Packard (HP) that implemented the PA-RISC 2.0 instruction set architecture (ISA). It was a completely new design with no circuitry derived from previous PA-RISC microprocessors. The PA-8000 was introduced on 2 November 1995 when shipments began to members of the Precision RISC Organization (PRO). It was used exclusively by PRO members and was not sold on the merchant market. All follow-on PA-8x00 processors are based on the basic PA-8000 processor core.

The IBM A2 is an open source massively multicore capable and multithreaded 64-bit Power ISA processor core designed by IBM using the Power ISA v.2.06 specification. Versions of processors based on the A2 core range from a 2.3 GHz version with 16 cores consuming 65 W to a less powerful, four core version, consuming 20 W at 1.4 GHz.

POWER8 2014 family of multi-core microprocessors by IBM

POWER8 is a family of superscalar multi-core microprocessors based on the Power ISA, announced in August 2013 at the Hot Chips conference. The designs are available for licensing under the OpenPOWER Foundation, which is the first time for such availability of IBM's highest-end processors.

IBM Power is a line of microprocessors designed and sold by IBM for servers and supercomputers. The name "POWER" was originally presented as an acronym for "Performance Optimization With Enhanced RISC". These processors have been used by IBM in their RS/6000, AS/400, pSeries, iSeries, System p, System i and Power Systems line of servers and supercomputers. They have also been used in data storage devices and workstations by IBM and by other server manufacturers like Bull and Hitachi.

Apple A9X System on a chip (SoC) designed by Apple Inc.

The Apple A9X is a 64-bit ARM architecture-based system on a chip (SoC) designed by Apple Inc. It first appeared in the iPad Pro, which was announced on September 9, 2015 and was released on November 11, 2015. The A9X has the M9 motion coprocessor embedded in it, something not seen in previous chip generations. It is a variant of the A9 and Apple claims that it has 80% more CPU performance and twice the GPU performance of its predecessor, the A8X.

Apple A10 System on a chip (SoC) designed by Apple Inc.

The Apple A10 Fusion is a 64-bit ARM-based system on a chip (SoC), designed by Apple Inc. and manufactured by TSMC. It first appeared in the iPhone 7 and 7 Plus which were introduced on September 7, 2016, and is used in the sixth generation iPad, seventh generation iPad, and seventh generation iPod Touch. The A10 is the first Apple-designed quad-core SoC, with two high-performance cores and two energy-efficient cores. Apple states that it has 40% greater CPU performance and 50% greater graphics performance compared to its predecessor, the Apple A9. The Apple T2 chip is based on the A10. On May 10, 2022, the iPod Touch 7th generation was discontinued, ending production of A10 Fusion chips. The latest software updates for the iPhone 7 & 7 Plus including the iPod Touch 7th generation variants systems using this chip are iOS 15.6, released on July 20, 2022 as they were discontinued with the release of iOS 16 in 2022, while updates for the iPad variants systems using this chip are still supported.

Since 1985, many processors implementing some version of the MIPS architecture have been designed and used widely.

Power ISA Computer instruction set architecture

Power ISA is a reduced instruction set computer (RISC) instruction set architecture (ISA) currently developed by the OpenPOWER Foundation, led by IBM. It was originally developed by IBM and the now-defunct Power.org industry group. Power ISA is an evolution of the PowerPC ISA, created by the mergers of the core PowerPC ISA and the optional Book E for embedded applications. The merger of these two components in 2006 was led by Power.org founders IBM and Freescale Semiconductor.

Apple M1 Series of systems-on-a-chip designed by Apple Inc.

Apple M1 is a series of ARM-based systems-on-a-chip (SoCs) designed by Apple Inc. as a central processing unit (CPU) and graphics processing unit (GPU) for its Macintosh desktops and notebooks, and the iPad Pro and iPad Air tablets. The M1 chip initiated Apple's third change to the instruction set architecture used by Macintosh computers, switching from Intel to Apple silicon 14 years after they were switched from PowerPC to Intel, and 26 years after the transition from the original Motorola 68000 series to PowerPC. At the time of introduction in 2020, Apple said that the M1 had the world's fastest CPU core "in low power silicon" and the world's best CPU performance per watt. Its successor, Apple M2, was announced on June 6, 2022 at WWDC.

Apple M2 System on a Chip (SoC) designed by Apple Inc

The Apple M2 is an ARM-based system on a chip (SoC) designed by Apple Inc. as a central processing unit (CPU) and graphics processing unit (GPU) for its Macintosh notebooks. It is the second generation of ARM architecture intended for Apple's Macintosh computers after switching from Intel Core to Apple silicon, succeeding the M1. Apple announced the M2 on June 6, 2022, at WWDC, along with models of the MacBook Air and the 13-inch MacBook Pro using the M2. The M2 is made with TSMC's "Enhanced 5-nanometer technology" N5P process and contains 20 billion transistors, a 25% increase from the M1. Apple claims CPU improvements up to 18% and GPU improvements up to 35% compared to the M1.

References

  1. 1 2 "PA Semi heads to 16 cores on back of $50m boost". The Register. 2006-05-17. Retrieved 2012-07-02.
  2. "Press release". P.A. Semi. Archived from the original on August 21, 2007. Retrieved 2007-02-07.
  3. Brown, Erika; Corcoran, Elizabeth; Caulfield, Brian (2008-04-23). "Apple Buys Chip Designer". Forbes. Retrieved 2011-07-05.
  4. "Apple will please missile makers by backing PA Semi's chip". The Register. 2008-05-16. Retrieved 2011-07-05.
  5. "DoD may push back on Apple's P.A. Semi bid". EETimes. 2008-05-23. Archived from the original on 2010-12-13. Retrieved 2011-07-05.
  6. "[PATCH v2 00/11] Add Apple M1 support to PASemi i2c driver".
  7. http://pasemi.com/news/pr_2007_12_20a.html [ dead link ]
  8. "Mercury Computer Systems and P.A. Semi Collaborate to Bring PWRficient Processor to Signal and Image Processing Applications". June 7, 2007. Retrieved August 18, 2022.
  9. "NEC pops PA Semi chips into storage gear". The Register .
  10. "X1000". Archived from the original on 2011-07-07. Retrieved 2011-07-05.