PWRficient

Last updated

PWRficient is a microprocessor series by P.A. Semi where the PA6T-1682M was the only one that became an actual product.

Contents

PWRficient processors comply with the 64-bit Power ISA, and are designed for high performance and extreme power efficiency. The processors are highly modular and can be combined to multi-core system-on-a-chip (SoC) designs, combining CPU, northbridge, and southbridge functionality on a single processor die.

Details

The PA6T is the first and only processor core from P.A. Semi, in two distinct product lines: 16xxM dual core and 13xxM/E single core. The PA6T lines differed in L2 cache size, memory controllers, communication functionality, and cryptography offloading features. P.A. Semi planned up to 16 cores. [1]

The PA6T is the first Power ISA core designed from scratch in the previous ten years outside the AIM alliance, which included IBM, Motorola, Freescale, and Apple Inc. Since Texas Instruments was an investors in P.A. Semi, it was suggested that its fabrication plants would have manufactured the PWRficient processors. [1]

PWRficient processors were initially shipped to select customers in February 2007 and were released worldwide in Q4 2007. [2]

P.A. Semi was bought by Apple Inc. in April 2008, [3] and closed development of PWRficient architecture processors. However, it will continue to manufacture, sell, and support these components for the foreseeable future due to an agreement with the US Government for some military applications. [4] [5] Some components of the P.A. Semi PWRficient were later integrated into Apple silicon. [6]

Implementation

PA6T-1682M
Pwrficient.png
General information
Launched2007
Discontinued2008
Designed by P.A. Semi
Performance
Max. CPU clock rate 1.8 GHz to 2.0 GHz
Cache
L1 cache 64+64 KB/core
L2 cache2 MB/core
Architecture and classification
Technology node 65 nm
Microarchitecture PA6T
Instruction set Power ISA (Power ISA v.2.04)
Physical specifications
Cores
  • 2

PWRficient processors comprise three parts:

CPU

PA6T

Memory system

CONEXIUM

I/O

ENVOI

Users

Related Research Articles

<span class="mw-page-title-main">PowerPC</span> RISC instruction set architecture by AIM alliance

PowerPC is a reduced instruction set computer (RISC) instruction set architecture (ISA) created by the 1991 Apple–IBM–Motorola alliance, known as AIM. PowerPC, as an evolving instruction set, has been named Power ISA since 2006, while the old name lives on as a trademark for some implementations of Power Architecture–based processors.

Direct memory access (DMA) is a feature of computer systems that allows certain hardware subsystems to access main system memory independently of the central processing unit (CPU).

<span class="mw-page-title-main">Athlon 64</span> Series of CPUs by AMD

The Athlon 64 is a ninth-generation, AMD64-architecture microprocessor produced by Advanced Micro Devices (AMD), released on September 23, 2003. It is the third processor to bear the name Athlon, and the immediate successor to the Athlon XP. The Athlon 64 was the second processor to implement the AMD64 architecture and the first 64-bit processor targeted at the average consumer. Variants of the Athlon 64 have been produced for Socket 754, Socket 939, Socket 940, and Socket AM2. It was AMD's primary consumer CPU, and primarily competed with Intel's Pentium 4, especially the Prescott and Cedar Mill core revisions.

<span class="mw-page-title-main">Power Mac G5</span> Line of tower computers designed and manufactured by Apple

The Power Mac G5 is a series of personal computers designed, manufactured, and sold by Apple Computer, Inc. from 2003 to 2006 as part of the Power Mac series. When introduced, it was the most powerful computer in Apple's Macintosh lineup, and was marketed by the company as the world's first 64-bit desktop computer. It was also the first desktop computer from Apple to use an anodized aluminum alloy enclosure, and one of only three computers in Apple's lineup to utilize the PowerPC 970 CPU, the others being the iMac G5 and the Xserve G5.

<span class="mw-page-title-main">PowerPC 970</span> 64-bit processor

The PowerPC 970, PowerPC 970FX, and PowerPC 970MP are 64-bit PowerPC CPUs from IBM introduced in 2002. Apple branded the 970 as PowerPC G5 for its Power Mac G5.

The PowerPC 400 family is a line of 32-bit embedded RISC processor cores based on the PowerPC or Power ISA instruction set architectures. The cores are designed to fit inside specialized applications ranging from system-on-a-chip (SoC) microcontrollers, network appliances, application-specific integrated circuits (ASICs) and field-programmable gate arrays (FPGAs) to set-top boxes, storage devices and supercomputers.

The AMD Family 10h, or K10, is a microprocessor microarchitecture by AMD based on the K8 microarchitecture. The first third-generation Opteron products for servers were launched on September 10, 2007, with the Phenom processors for desktops following and launching on November 11, 2007 as the immediate successors to the K8 series of processors.

<span class="mw-page-title-main">Xenon (processor)</span> CPU used in the Xbox 360

Microsoft XCPU, codenamed Xenon, is a CPU used in the Xbox 360 game console, to be used with ATI's Xenos graphics chip.

P. A. Semi was an American fabless semiconductor company founded in Santa Clara, California in 2003 by Daniel W. Dobberpuhl, who was previously the lead designer for the DEC Alpha 21064 and StrongARM processors. The company employed a 150-person engineering team which included people who had previously worked on processors like Itanium, Opteron and UltraSPARC. Apple Inc acquired P.A. Semi for $278 million in April 2008.

<span class="mw-page-title-main">AMD Turion</span> Low-power mobile processors

AMD Turion is the brand name AMD applies to its x86-64 low-power consumption mobile processors codenamed K8L. The Turion 64 and Turion 64 X2/Ultra processors compete with Intel's mobile processors, initially the Pentium M and the Intel Core and Intel Core 2 processors.

<span class="mw-page-title-main">AmigaOne X1000</span> PowerPC-based personal computer

AmigaOne X1000 is a PowerPC-based personal computer intended as a high-end platform for AmigaOS 4. It was announced by A-Eon Technology CVBA in partnership with Hyperion Entertainment and released in 2011. Its name pays homage to the Amiga 1000 released by Commodore in 1985. It is, however, not hardware-compatible with the original Commodore Amiga system.

The IBM A2 is an open source massively multicore capable and multithreaded 64-bit Power ISA processor core designed by IBM using the Power ISA v.2.06 specification. Versions of processors based on the A2 core range from a 2.3 GHz version with 16 cores consuming 65 W to a less powerful, four core version, consuming 20 W at 1.4 GHz.

IBM Power microprocessors are designed and sold by IBM for servers and supercomputers. The name "POWER" was originally presented as an acronym for "Performance Optimization With Enhanced RISC". The Power line of microprocessors has been used in IBM's RS/6000, AS/400, pSeries, iSeries, System p, System i, and Power Systems lines of servers and supercomputers. They have also been used in data storage devices and workstations by IBM and by other server manufacturers like Bull and Hitachi.

Since 1985, many processors implementing some version of the MIPS architecture have been designed and used widely.

<span class="mw-page-title-main">Power ISA</span> Computer instruction set architecture

Power ISA is a reduced instruction set computer (RISC) instruction set architecture (ISA) currently developed by the OpenPOWER Foundation, led by IBM. It was originally developed by IBM and the now-defunct Power.org industry group. Power ISA is an evolution of the PowerPC ISA, created by the mergers of the core PowerPC ISA and the optional Book E for embedded applications. The merger of these two components in 2006 was led by Power.org founders IBM and Freescale Semiconductor.

<span class="mw-page-title-main">Apple M1</span> Series of systems-on-a-chip designed by Apple, launched 2020 to 2022

Apple M1 is a series of ARM-based system-on-a-chip (SoC) designed by Apple Inc., launched 2020 to 2022. It is part of the Apple silicon series, as a central processing unit (CPU) and graphics processing unit (GPU) for its Mac desktops and notebooks, and the iPad Pro and iPad Air tablets. The M1 chip initiated Apple's third change to the instruction set architecture used by Macintosh computers, switching from Intel to Apple silicon fourteen years after they were switched from PowerPC to Intel, and twenty-six years after the transition from the original Motorola 68000 series to PowerPC. At the time of its introduction in 2020, Apple said that the M1 had "the world's fastest CPU core in low power silicon" and the world's best CPU performance per watt. Its successor, Apple M2, was announced on June 6, 2022, at Worldwide Developers Conference (WWDC).

AWS Graviton is a family of 64-bit ARM-based CPUs designed by the Amazon Web Services (AWS) subsidiary Annapurna Labs. The processor family is distinguished by its lower energy use relative to x86-64, static clock rates, and lack of simultaneous multithreading. It was designed to be tightly integrated with AWS servers and datacenters, and is not sold outside Amazon.

<span class="mw-page-title-main">Apple M2</span> Series of system-on-a-chip designed by Apple, launched 2022 to 2023

Apple M2 is a series of ARM-based system on a chip (SoC) designed by Apple Inc., launched 2022 to 2023. It is part of the Apple silicon series, as a central processing unit (CPU) and graphics processing unit (GPU) for its Mac desktops and notebooks, the iPad Pro and iPad Air tablets, and the Vision Pro mixed reality headset. It is the second generation of ARM architecture intended for Apple's Mac computers after switching from Intel Core to Apple silicon, succeeding the M1. Apple announced the M2 on June 6, 2022, at Worldwide Developers Conference (WWDC), along with models of the MacBook Air and the 13-inch MacBook Pro using the M2. The M2 is made with TSMC's "Enhanced 5-nanometer technology" N5P process and contains 20 billion transistors, a 25% increase from the M1. Apple claims CPU improvements up to 18% and GPU improvements up to 35% compared to the M1.

References

  1. 1 2 "PA Semi heads to 16 cores on back of $50m boost". The Register. 2006-05-17. Retrieved 2012-07-02.
  2. "Press release". P.A. Semi. Archived from the original on August 21, 2007. Retrieved 2007-02-07.
  3. Brown, Erika; Corcoran, Elizabeth; Caulfield, Brian (2008-04-23). "Apple Buys Chip Designer". Forbes. Retrieved 2011-07-05.
  4. "Apple will please missile makers by backing PA Semi's chip". The Register. 2008-05-16. Retrieved 2011-07-05.
  5. "DoD may push back on Apple's P.A. Semi bid". EETimes. 2008-05-23. Archived from the original on 2010-12-13. Retrieved 2011-07-05.
  6. "[PATCH v2 00/11] Add Apple M1 support to PASemi i2c driver".
  7. http://pasemi.com/news/pr_2007_12_20a.html [ dead link ]
  8. "Mercury Computer Systems and P.A. Semi Collaborate to Bring PWRficient Processor to Signal and Image Processing Applications". June 7, 2007. Retrieved August 18, 2022.
  9. "NEC pops PA Semi chips into storage gear". The Register .
  10. "X1000". Archived from the original on 2011-07-07. Retrieved 2011-07-05.