Convex Computer

Last updated
Convex Computer Corporation
Type Private
IndustrySupercomputers
Founded1982;41 years ago (1982) in Richardson, Texas
Founder
Defunct1995 (1995)
FateAcquired by Hewlett-Packard

Convex Computer Corporation was a company that developed, manufactured and marketed vector minisupercomputers and supercomputers for small-to-medium-sized businesses. Their later Exemplar series of parallel computing machines were based on the Hewlett-Packard (HP) PA-RISC microprocessors, and in 1995, HP bought the company. Exemplar machines were offered for sale by HP for some time, and Exemplar technology was used in HP's V-Class machines.

Contents

History

Convex was formed in 1982 by Bob Paluck and Steve Wallach in Richardson, Texas. It was originally named Parsec and early prototype and production boards bear that name. They planned on producing a machine very similar in architecture to the Cray Research vector processor machines, with a somewhat lower performance, but with a much better price–performance ratio. In order to lower costs, the Convex designs were not as technologically aggressive as Cray's, and were based on more mainstream chip technology, attempting to make up for the loss in performance in other ways.

Convex C-1 (1985) Convex C-1 (1985) - Computer History Museum (2007-11-10 22.58.44 by Carlo Nardone).jpg
Convex C-1 (1985)

Their first machine was the C1, released in 1985. The C1 was very similar to the Cray-1 in general design, but its CPU and main memory was implemented with slower but less expensive CMOS technology. They offset this by increasing the capabilities of the vector units, including doubling the vector registers' length to 128 64-bit elements each. [1] It also used virtual memory as opposed to the static memory system of the Cray machines, which improved programming. It was generally rated at 20 MFLOPS peak for double precision (64-bit), and 40 MFLOPS peak for single precision (32-bit), about one fifth the normal speed of the Cray-1. They also invested heavily in advanced automatic vectorizing compilers in order to gain performance when existing programs were ported to their systems. The machines ran a BSD version of Unix known initially as Convex Unix then later as ConvexOS due to trademark and licensing issues. ConvexOS has DEC VMS compatibility features as well as Cray Fortran features. Their Fortran compiler went on to be licensed to other computers such as Ardent Computer and Stellar (and merged Stardent).

Convex 240 supercomputer (1988)) BSC-Convex-240.JPG
Convex 240 supercomputer (1988))

The C2 was a crossbar-interconnected multiprocessor version of the C1, with up to four CPUs, released in 1988. It used newer 20,000-gate CMOS and 10,000-gate emitter-coupled logic (ECL) gate arrays for a boost in clock speed from 10 MHz to 25 MHz, and rated at 50 MFLOPS peak for double precision per CPU (100 MFLOPS peak for single precision). It was Convex's most successful product.

The C2 was followed by the C3 in 1991, being essentially similar to the C2 but with a faster clock and support for up to eight CPUs implemented with low-density GaAs FPGAs. Various configurations of the C3 were offered, with 50 to 240 MFLOPS per CPU. However, the C3 and the Convex business model were overtaken by changes in the computer industry. The arrival of RISC microprocessors meant that it was no longer possible to develop cost-effective high-performance computing as a standalone small low-volume company. While the C3 was delivered late, which resulted in lost sales, it was still not going to be able to compete with commodity high-performance computing in the long run.

Another speed boost used in the C3 and C4, which moved the hardware implementation to GaAs-based chips, following an evolution identical to that of the Cray machines, but the effort was too little, too late. Some considered the whole C4 program to be nothing more than chasing a business in decline.[ according to whom? ] By this time, even though Convex was the first vendor to ship a GaAs based product, they were losing money.

In 1994, Convex introduced an entirely new design, known as the Exemplar. Unlike the C-series vector computer, the Exemplar was a parallel-computing machine that used HP PA-7200 microprocessors, connected together using SCI. First dubbed MPP, these machines were later called SPP [2] and Exemplar and sold under the SPP-1600 moniker. The expectation was that a software programming model for parallel computing could draw in customers. But the type of customers Convex attracted believed in Fortran and brute force rather than sophisticated technology. The operating system also had terrible performance problems which could not easily be fixed. Eventually, Convex established a working partnership with HP's hardware and software divisions. Initially it was intended that the Exemplar would be binary-compatible with HP's HP-UX operating system but eventually it was decided to port HP-UX to the platform and sell the platform as standalone servers.

HP V-Class computer. BSC-HP-V-Class.JPG
HP V-Class computer.

In 1995, Hewlett-Packard bought Convex. HP sold Convex Exemplar machines under the S-Class (MP) and X-Class (CC-NUMA) titles, and later incorporated some of Exemplar's technology into the V-Class machine, which was released running the HP-UX 11.0 release instead of the SPP-UX version which was sold with the S- and X-Class products.

Related Research Articles

<span class="mw-page-title-main">PA-RISC</span> Instruction set architecture by Hewlett-Packard

Precision Architecture RISC (PA-RISC) or Hewlett Packard Precision Architecture, is a general purpose computer instruction set architecture (ISA) developed by Hewlett-Packard from the 1980s until the 2000s.

<span class="mw-page-title-main">Reduced instruction set computer</span> Processor executing one instruction in minimal clock cycles

In computer science, a reduced instruction set computer (RISC) is a computer architecture designed to simplify the individual instructions given to the computer to accomplish tasks. Compared to the instructions given to a complex instruction set computer (CISC), a RISC computer might require more instructions in order to accomplish a task because the individual instructions are written in simpler code. The goal is to offset the need to process more instructions by increasing the speed of each instruction, in particular by implementing an instruction pipeline, which may be simpler to achieve given simpler instructions.

<span class="mw-page-title-main">Supercomputer</span> Type of extremely powerful computer

A supercomputer is a computer with a high level of performance as compared to a general-purpose computer. The performance of a supercomputer is commonly measured in floating-point operations per second (FLOPS) instead of million instructions per second (MIPS). Since 2017, supercomputers have existed which can perform over 1017 FLOPS (a hundred quadrillion FLOPS, 100 petaFLOPS or 100 PFLOPS). For comparison, a desktop computer has performance in the range of hundreds of gigaFLOPS (1011) to tens of teraFLOPS (1013). Since November 2017, all of the world's fastest 500 supercomputers run on Linux-based operating systems. Additional research is being conducted in the United States, the European Union, Taiwan, Japan, and China to build faster, more powerful and technologically superior exascale supercomputers.

<span class="mw-page-title-main">Cray-1</span> Supercomputer manufactured by Cray Research

The Cray-1 was a supercomputer designed, manufactured and marketed by Cray Research. Announced in 1975, the first Cray-1 system was installed at Los Alamos National Laboratory in 1976. Eventually, eighty Cray-1s were sold, making it one of the most successful supercomputers in history. It is perhaps best known for its unique shape, a relatively small C-shaped cabinet with a ring of benches around the outside covering the power supplies and the cooling system.

Very long instruction word (VLIW) refers to instruction set architectures designed to exploit instruction level parallelism (ILP). Whereas conventional central processing units mostly allow programs to specify instructions to execute in sequence only, a VLIW processor allows programs to explicitly specify instructions to execute in parallel. This design is intended to allow higher performance without the complexity inherent in some other designs.

In computing, a vector processor or array processor is a central processing unit (CPU) that implements an instruction set where its instructions are designed to operate efficiently and effectively on large one-dimensional arrays of data called vectors. This is in contrast to scalar processors, whose instructions operate on single data items only, and in contrast to some of those same scalar processors having additional single instruction, multiple data (SIMD) or SWAR Arithmetic Units. Vector processors can greatly improve performance on certain workloads, notably numerical simulation and similar tasks. Vector processing techniques also operate in video-game console hardware and in graphics accelerators.

<span class="mw-page-title-main">Workstation</span> High-end single-user computer

A workstation is a special computer designed for technical or scientific applications. Intended primarily to be used by a single user, they are commonly connected to a local area network and run multi-user operating systems. The term workstation has been used loosely to refer to everything from a mainframe computer terminal to a PC connected to a network, but the most common form refers to the class of hardware offered by several current and defunct companies such as Sun Microsystems, Silicon Graphics, Apollo Computer, DEC, HP, NeXT, and IBM which powered the 3D computer graphics revolution of the late 1990s.

In computing, floating point operations per second is a measure of computer performance, useful in fields of scientific computations that require floating-point calculations. For such cases, it is a more accurate measure than measuring instructions per second.

The Intel i860 is a RISC microprocessor design introduced by Intel in 1989. It is one of Intel's first attempts at an entirely new, high-end instruction set architecture since the failed Intel iAPX 432 from the beginning of the 1980s. It was the world's first million-transistor chip. It was released with considerable fanfare, slightly obscuring the earlier Intel i960, which was successful in some niches of embedded systems. The i860 never achieved commercial success and the project was terminated in the mid-1990s.

OSF/1 is a variant of the Unix operating system developed by the Open Software Foundation during the late 1980s and early 1990s. OSF/1 is one of the first operating systems to have used the Mach kernel developed at Carnegie Mellon University, and is probably best known as the native Unix operating system for DEC Alpha architecture systems.

<span class="mw-page-title-main">Cray X-MP</span> Supercomputer manufactured by Cray Research

The Cray X-MP was a supercomputer designed, built and sold by Cray Research. It was announced in 1982 as the "cleaned up" successor to the 1975 Cray-1, and was the world's fastest computer from 1983 to 1985 with a quad-processor system performance of 800 MFLOPS. The principal designer was Steve Chen.

<span class="mw-page-title-main">ETA10</span> 1980s supercomputer

The ETA10 is a vector supercomputer designed, manufactured, and marketed by ETA Systems, a spin-off division of Control Data Corporation (CDC). The ETA10 was an evolution of the CDC Cyber 205, which can trace its origins back to the CDC STAR-100, one of the first vector supercomputers to be developed.

Minisupercomputers constituted a short-lived class of computers that emerged in the mid-1980s, characterized by the combination of vector processing and small-scale multiprocessing. As scientific computing using vector processors became more popular, the need for lower-cost systems that might be used at the departmental level instead of the corporate level created an opportunity for new computer vendors to enter the market. As a generalization, the price targets for these smaller computers were one-tenth of the larger supercomputers.

<span class="mw-page-title-main">CDC STAR-100</span>

The CDC STAR-100 is a vector supercomputer that was designed, manufactured, and marketed by Control Data Corporation (CDC). It was one of the first machines to use a vector processor to improve performance on appropriate scientific applications. It was also the first supercomputer to use integrated circuits and the first to be equipped with one million words of computer memory.

<span class="mw-page-title-main">HP 9000</span> Line of workstation and server computer systems

HP 9000 is a line of workstation and server computer systems produced by the Hewlett-Packard (HP) Company. The native operating system for almost all HP 9000 systems is HP-UX, which is based on UNIX System V.

<span class="mw-page-title-main">NEC SX</span>

NEC SX describes a series of vector supercomputers designed, manufactured, and marketed by NEC. This computer series is notable for providing the first computer to exceed 1 gigaflop, as well as the fastest supercomputer in the world between 1992–1993, and 2002–2004. The current model, as of 2018, is the SX-Aurora TSUBASA.

<span class="mw-page-title-main">NEC V60</span> CISC microprocessor

The NEC V60 is a CISC microprocessor manufactured by NEC starting in 1986. Several improved versions were introduced with the same instruction set architecture (ISA), the V70 in 1987, and the V80 and AFPP in 1989. They were succeeded by the V800 product families, which is currently produced by Renesas Electronics.

In computing, performance per watt is a measure of the energy efficiency of a particular computer architecture or computer hardware. Literally, it measures the rate of computation that can be delivered by a computer for every watt of power consumed. This rate is typically measured by performance on the LINPACK benchmark when trying to compare between computing systems: an example using this is the Green500 list of supercomputers. Performance per watt has been suggested to be a more sustainable measure of computing than Moore’s Law.

SUPRENUM was a German research project to develop a parallel computer from 1985 through 1990. It was a major effort which was aimed at developing a national expertise in massively parallel processing both at hardware and at software level.

RISC-V is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles. Unlike most other ISA designs, RISC-V is provided under royalty-free open-source licenses. A number of companies are offering or have announced RISC-V hardware; open source operating systems with RISC-V support are available, and the instruction set is supported in several popular software toolchains.

References

  1. Patterson, David A. (Fall 1996). "Lecture 6: Vector Processing" (PDF). p. 8. Retrieved 2011-04-29.
  2. Cataneda, R.; Zhang, Xiaodong; Hoover, J. M. Jr. (1997). A comparative evaluation of hierarchical network architecture of the HP-Convex Exemplar. IEEE International Conference on Computer Design. doi:10.1109/ICCD.1997.628877.