PA-RISC

Last updated
PA-RISC (HP/PA)
PA-RISC logo.svg
Designer Hewlett-Packard
Bits 64-bit (32→64)
Introduced1986 (1996 PA-RISC 2.0)
Version2.0 (1996)
Design RISC
Encoding Fixed
Branching Compare and branch
Endianness Big
Extensions Multimedia Acceleration eXtensions (MAX), MAX-2
OpenNo
SuccessorPA-WideWord → Itanium [1]
Registers
General-purpose 32
Floating point 32 64-bit (16 64-bit in PA-RISC 1.0)
HP PA-RISC 7300LC microprocessor HP PA-RISC 7300LC.jpg
HP PA-RISC 7300LC microprocessor
HP 9000 C110 PA-RISC workstation booting Debian GNU/Linux HP-HP9000-C110-Workstation 21.jpg
HP 9000 C110 PA-RISC workstation booting Debian GNU/Linux

Precision Architecture RISC (PA-RISC) or Hewlett Packard Precision Architecture (HP/PA or simply HPPA), is a general purpose computer instruction set architecture (ISA) developed by Hewlett-Packard from the 1980s until the 2000s.

Contents

The architecture was introduced on 26 February 1986, when the HP 3000 Series 930 and HP 9000 Model 840 computers were launched featuring the first implementation, the TS1. [2] [3] HP stopped selling PA-RISC-based HP 9000 systems at the end of 2008 but supported servers running PA-RISC chips until 2013. [4] PA-RISC was succeeded by the Itanium (originally IA-64) ISA, jointly developed by HP and Intel. [5]

History

In the late 1980s, HP was building four series of computers, all based on CISC CPUs. One line was the IBM PC compatible Intel i286-based Vectra Series, started in 1986. All others were non-Intel systems. One of them was the HP Series 300 of Motorola 68000-based workstations, another Series 200 line of technical workstations based on a custom silicon on sapphire (SOS) chip design, the SOS based 16-bit HP 3000 classic series, and finally the HP 9000 Series 500 minicomputers, based on their own (16- and 32-bit) FOCUS microprocessor.

The Precision Architecture is the result of what was known inside Hewlett-Packard as the Spectrum program. [6] HP planned to use Spectrum to move all of their non-PC compatible machines to a single RISC CPU family.

In early 1982, work on the Precision Architecture began at HP Laboratories, defining the instruction set and virtual memory system. Development of the first TTL implementation started in April 1983. With simulation of the processor having completed in 1983, a final processor design was delivered to software developers in July 1984. Systems prototyping followed, with "lab prototypes" being produced in 1985 and product prototypes in 1986. [7]

The first processors were introduced in products during 1986. It has thirty-two 32-bit integer registers and sixteen 64-bit floating-point registers. The HP Precision Architecture has a single branch delay slot. This means that the instruction immediately following a branch instruction is executed before the program's control flow is transferred to the target instruction of the branch. [8] [9] An HP Precision processor also includes a Processor Status Word (PSW) register. The PSW register contains various flags that enable virtual addressing, protection, interruptions, and other status information. [10] The number of floating-point registers was doubled in the 1.1 version to 32 once it became apparent that 16 were inadequate and restricted performance. The architects included Allen Baum, Hans Jeans, Michael J. Mahon, Ruby Bei-Loh Lee, Russel Kao, Steve Muchnick, Terrence C. Miller, David Fotland, and William S. Worley. [11]

The first implementation was the TS1, a central processing unit built from discrete transistor–transistor logic (74F TTL) devices. Later implementations were multi-chip VLSI designs fabricated in NMOS processes (NS1 and NS2) and CMOS (CS1 and PCX). [12] They were first used in a new series of HP 3000 machines in the late 1980s – the 930 and 950, commonly known at the time as Spectrum systems, the name given to them in the development labs. These machines ran MPE-XL. The HP 9000 machines were soon upgraded with the PA-RISC processor as well, running the HP-UX version of UNIX.

Other operating systems ported to the PA-RISC architecture include Linux, OpenBSD, NetBSD, OSF/1, NeXTSTEP, and ChorusOS. [13]

An interesting aspect of the PA-RISC line is that most of its generations have no level 2 cache. Instead large level 1 caches are used, initially as separate chips connected by a bus, and later integrated on-chip. Only the PA-7100LC and PA-7300LC have L2 caches. Another innovation of the PA-RISC is the addition of vector instructions (SIMD) in the form of MAX, which were first introduced on the PA-7100LC.

Precision RISC Organization, an industry group led by HP, was founded in 1992, to promote the PA-RISC architecture. Members included Convex, Hitachi, Hughes Aircraft, Mitsubishi, NEC, OKI, Prime, Stratus, Yokogawa, Red Brick Software, and Allegro Consultants, Inc.

The ISA was extended in 1996 to 64 bits, with this revision named PA-RISC 2.0. PA-RISC 2.0 also added fused multiply–add instructions, which help certain floating-point intensive algorithms, and the MAX-2 SIMD extension, which provides instructions for accelerating multimedia applications. The first PA-RISC 2.0 implementation was the PA-8000, which was introduced in January 1996.

CPU specifications

ImageModelMarketing
name		YearFrequency
[MHz]		Memory Bus
[MB/s]		Process
[μm]		Transistors
[millions]		Die size
[mm²]		Power
[W]		Dcache
[KB]		Icache
[KB]		L2 cache
[MB]		ISANotes
TS-1?19868??——?6464—1.0 [14]
CS-1?19878?1.60.16472.931—0.25—1.0 [15]
NS-1?198725/30?1.70.14470.56?16-12816-128—1.0 [14] [16] Unified L1 cache
HP-HP9000-PA-RISC-NS2-CPU-Board-A1027-26510-RevB 03 (cropped) NS2-CPU HPC5 1FJ5-0005.jpg NS-2?198925/30?1.50.18319627512512—1.0 [17]
PCX?199050/60?1.00.196?????1.0 [14]
HP-HP9000-PARISC-PA7000-CPU 001 (cropped).jpg PCX-SPA-7000199166?1.00.58201.6?256256—1.1a
HP-HP9000-PARISC-PA7100-CPU 001 (cropped).jpg PCX-T PA-7100 199233–100?0.80.85196?20481024—1.1b
HP-HP9000-PARISC-PA7150-CPU 001 (cropped).jpg PCX-T PA-7150 1994125?0.80.85196?20481024—1.1b
Ic-photo-HP--PA-7200--(PA-RISC 7200 PCX-T CPU).JPG PCX-T' PA-7200 19941209600.551.262103010242048—1.1c
KL HP PA RISC 7100LC.jpg PCX-L PA-7100LC 199460–100?0.750.9201.67–11—121.1d
HP PA-RISC 7300LC.jpg PCX-L2 PA-7300LC 1996132–180?0.59.2260.1?64640–81.1e
HP-HP9000-PARISC-PA8000-CPU 001 (cropped).jpg PCX-U PA-8000 1996160–1809600.53.8337.68?10241024—2.0
HP-HP9000-PARISC-PA8200-CPU 001 (cropped).jpg PCX-U+ PA-8200 1997200–2409600.53.8337.68?20482048—2.0
HP-HP9000-PARISC-PA8500-CPU 001 (cropped).jpg PCX-W PA-8500 1998300–44019200.25140467?1024512—2.0 [18]
HP-HP9000-PARISC-PA8600-CPU 001 (cropped).jpg PCX-W+ PA-8600 2000360–55019200.25140467?1024512—2.0 [18]
HP-HP9000-PARISC-PA8700-CPU 002 (cropped).jpg PCX-W2 PA-8700(+)2001625–87519200.18186304<7.1@1.5 V1536768—2.0
HP-HP9000-PARISC-PA8800-CPU 001 (cropped).jpg Mako PA-8800 2003800–100064000.13300361?768/core768/core0 or 322.0
HP-HP9000-PARISC-PA8900-CPU 001 (cropped).jpg Shortfin PA-8900 2005800–110064000.13???768/core768/core0 or 642.0

See also

Related Research Articles

<span class="mw-page-title-main">DEC Alpha</span> 64-bit RISC instruction set architecture

Alpha is a 64-bit reduced instruction set computer (RISC) instruction set architecture (ISA) developed by Digital Equipment Corporation (DEC). Alpha was designed to replace 32-bit VAX complex instruction set computers (CISC) and to be a highly competitive RISC processor for Unix workstations and similar markets.

<span class="mw-page-title-main">Itanium</span> Family of 64-bit Intel microprocessors

Itanium is a discontinued family of 64-bit Intel microprocessors that implement the Intel Itanium architecture. The Itanium architecture originated at Hewlett-Packard (HP), and was later jointly developed by HP and Intel. Launched in June 2001, Intel initially marketed the processors for enterprise servers and high-performance computing systems. In the concept phase, engineers said "we could run circles around PowerPC...we could kill the x86." Early predictions were that IA-64 would expand to the lower-end servers, supplanting Xeon, and eventually penetrate into the personal computers, eventually to supplant reduced instruction set computing (RISC) and complex instruction set computing (CISC) architectures for all general-purpose applications.

<span class="mw-page-title-main">Reduced instruction set computer</span> Processor executing one instruction in minimal clock cycles

In electronics and computer science, a reduced instruction set computer (RISC) is a computer architecture designed to simplify the individual instructions given to the computer to accomplish tasks. Compared to the instructions given to a complex instruction set computer (CISC), a RISC computer might require more instructions in order to accomplish a task because the individual instructions are written in simpler code. The goal is to offset the need to process more instructions by increasing the speed of each instruction, in particular by implementing an instruction pipeline, which may be simpler to achieve given simpler instructions.

<span class="mw-page-title-main">HP-UX</span> Operating system

HP-UX is Hewlett Packard Enterprise's proprietary implementation of the Unix operating system, based on Unix System V and first released in 1984. Current versions support HPE Integrity Servers, based on Intel's Itanium architecture.

Very long instruction word (VLIW) refers to instruction set architectures that are designed to exploit instruction-level parallelism (ILP). A VLIW processor allows programs to explicitly specify instructions to execute in parallel, whereas conventional central processing units (CPUs) mostly allow programs to specify instructions to execute in sequence only. VLIW is intended to allow higher performance without the complexity inherent in some other designs.

<span class="mw-page-title-main">Convex Computer</span> American computer manufacturer

Convex Computer Corporation was a company that developed, manufactured and marketed vector minisupercomputers and supercomputers for small-to-medium-sized businesses. Their later Exemplar series of parallel computing machines were based on the Hewlett-Packard (HP) PA-RISC microprocessors, and in 1995, HP bought the company. Exemplar machines were offered for sale by HP for some time, and Exemplar technology was used in HP's V-Class machines.

Tandem Computers, Inc. was the dominant manufacturer of fault-tolerant computer systems for ATM networks, banks, stock exchanges, telephone switching centers, 911 systems, and other similar commercial transaction processing applications requiring maximum uptime and zero data loss. The company was founded by Jimmy Treybig in 1974 in Cupertino, California. It remained independent until 1997, when it became a server division within Compaq. It is now a server division within Hewlett Packard Enterprise, following Hewlett-Packard's acquisition of Compaq and the split of Hewlett-Packard into HP Inc. and Hewlett Packard Enterprise.

The NX bit (no-execute) is a technology used in CPUs to segregate areas of a virtual address space to store either data or processor instructions. An operating system with support for the NX bit may mark certain areas of an address space as non-executable. The processor will then refuse to execute any code residing in these areas of the address space. The general technique, known as executable space protection, also called Write XOR Execute, is used to prevent certain types of malicious software from taking over computers by inserting their code into another program's data storage area and running their own code from within this section; one class of such attacks is known as the buffer overflow attack.

<span class="mw-page-title-main">HP 3000</span> Family of 16-bit and 32-bit minicomputers

The HP 3000 series is a family of 16-bit and 32-bit minicomputers from Hewlett-Packard. It was designed to be the first minicomputer with full support for time-sharing in the hardware and the operating system, features that had mostly been limited to mainframes, or retrofitted to existing systems like Digital's PDP-11, on which Unix was implemented. First introduced in 1972, the last models reached end-of-life in 2010, making it among the longest-lived machines of its generation.

IMAGE is a database management system (DBMS) developed by Hewlett-Packard and included with the HP 3000 minicomputer. It was the primary reason for that platform's success in the market. It was also sometimes referred to as IMAGE/3000 in its initial release, and later versions were known as TurboIMAGE, and TurboIMAGE/XL after the PA-RISC migration.

<span class="mw-page-title-main">HP 9000</span> Line of workstation and server computer systems

HP 9000 is a line of workstation and server computer systems produced by the Hewlett-Packard (HP) Company. The native operating system for almost all HP 9000 systems is HP-UX, which is based on UNIX System V.

<span class="mw-page-title-main">HP FOCUS</span> Hewlett-Packard microprocessor

The Hewlett-Packard FOCUS microprocessor, launched in 1982, was the first commercial, single chip, fully 32-bit microprocessor available on the market. At this time, all 32-bit competitors used multi-chip bit-slice-CPU designs, while single-chip designs like the Motorola 68000 were a mix of 32 and 16-bit.

Hombre is a RISC chipset for the Amiga, designed by Commodore, which was intended as the basis of a range of Amiga personal computers and multimedia products, including a successor to the Amiga 1200, a next generation game machine called CD64 and a 3D accelerator PCI card. Hombre was canceled along with the bankruptcy of Commodore International.

<span class="mw-page-title-main">HP Superdome</span> Series of server computers

The HP Superdome is a high-end server computer designed and manufactured by Hewlett Packard Enterprise. The product's most recent version, "Superdome 2," was released in 2010 supporting 2 to 32 sockets and 4 TB of memory. The Superdome used PA-RISC processors when it debuted in 2000. Since 2002, a second version of the machine based on Itanium 2 processors has been marketed as the HP Integrity Superdome.

<span class="mw-page-title-main">PA-8000</span> HP microprocessor

The PA-8000 (PCX-U), code-named Onyx, is a microprocessor developed and fabricated by Hewlett-Packard (HP) that implemented the PA-RISC 2.0 instruction set architecture (ISA). It was a completely new design with no circuitry derived from previous PA-RISC microprocessors. The PA-8000 was introduced on 2 November 1995 when shipments began to members of the Precision RISC Organization (PRO). It was used exclusively by PRO members and was not sold on the merchant market. All follow-on PA-8x00 processors are based on the basic PA-8000 processor core.

The R2000 is a 32-bit microprocessor chip set developed by MIPS Computer Systems that implemented the MIPS I instruction set architecture (ISA). Introduced in January 1986, it was the first commercial implementation of the MIPS architecture and the first commercial RISC processor available to all companies. The R2000 competed with Digital Equipment Corporation (DEC) VAX minicomputers and with Motorola 68000 and Intel Corporation 80386 microprocessors. R2000 users included Ardent Computer, DEC, Silicon Graphics, Northern Telecom and MIPS's own Unix workstations.

The PA-7200 – also known as PCX-T', code-named Thunderbird' –, is a microprocessor that implements the PA-RISC 1.1 instruction set architecture (ISA) developed by Hewlett-Packard (HP). It was introduced in early 1995, debuting in systems from HP. The PA-7200 was not sold openly and the only third-party users were Convex Computer and Stratus Computer, both members of the Precision RISC Organization (PRO). It was developed for small multiprocessing systems with two or four microprocessors. The microprocessor was first described at the Compcon and IEEE International Solid-State Circuits Conference (ISSCC) conferences.

<span class="mw-page-title-main">PA-7100LC</span> Microprocessor developed by Hewlett-Packard

The PA-7100LC is a microprocessor that implements the PA-RISC 1.1 instruction set architecture (ISA) developed by Hewlett-Packard (HP). It is also known as the PCX-L, and by its code-name, Hummingbird. It was designed as a low-cost microprocessor for low-end systems. The first systems to feature the PA-7100LC were introduced in January 1994. These systems used 60 and 80 MHz clock rates. A 100 MHz part debuted in June 1994. The PA-7100LC was the first PA-RISC microprocessor to implement the MAX-1 multimedia instructions, an early single instruction, multiple data (SIMD) multimedia instruction set extension that provided instructions for improving the performance of MPEG video decoding.

<span class="mw-page-title-main">PA-7100</span>

The PA-7100 is a microprocessor developed by Hewlett-Packard (HP) that implemented the PA-RISC 1.1 instruction set architecture (ISA). It is also known as the PCX-T and by its code name Thunderbird. It was introduced in early 1992 and was the first PA-RISC microprocessor to integrate the floating-point unit (FPU) on-die. It operated at 33 – 100 MHz and competed primarily with the Digital Equipment Corporation (DEC) Alpha 21064 in the workstation and server markets. PA-7100 users were HP in its HP 9000 workstations and Stratus Computer in its Continuum fault-tolerant servers.

<span class="mw-page-title-main">HP Precision Bus</span>

The HP Precision bus is the data transfer bus of the proprietary Hewlett Packard architecture HP 3000 and later many variants of the HP 9000 series of UNIX systems. This bus has a 32-bit data path with an 8 MHz clock. It supports a maximum transfer rate of 23 MB/s in burst mode. That bus was also used to directly support the Programmable Serial Interface (PSI) cards, which offered multi-protocol support for networking, notably IBM Bisync and similar systems.The 920, 922 and 932 series supported up to three PSI cards, and up to five cards in the 948 and 958 series.

References

  1. ↑ "Inventing Itanium: How HP Labs helped create the next-generation chip architecture". HP Labs. 2001-06-01. Archived from the original on 2002-02-07. Retrieved 2024-03-24.
  2. ↑ "One Year Ago". (26 February 1987). Computer Business Review.
  3. ↑ Rosenbladt, Peter (September 1987). "In this Issue" (PDF). Hewlett-Packard Journal. 38 (9): 3. Archived (PDF) from the original on 2019-04-26. Retrieved 2018-06-08. ... In the March 1987 issue we described the HP 3000 Series 930 and HP 9000 Model 840 Computers, which were HP's first realizations of HP Precision Architecture in off-the-shelf TTL technology. ...
  4. ↑ "How long will HP continue to support HP 9000 systems?". Archived from the original on 2012-02-19. Retrieved 2008-02-29.
  5. ↑ "HP Completes Its PA-RISC Road Map With Final Processor Upgrade". Archived from the original on 2008-02-13. Retrieved 2007-07-24.
  6. ↑ Worley, William S. (August 1986). "Hewlett-Packard Precision Architecture: The Processor" (PDF). Hewlett-Packard Journal. 37 (8): 4–22. The HP Precision Architecture development program, known within HP as the Spectrum program, ...
  7. ↑ Fotland, David A.; Shelton, John F.; Bryg, William R.; La Fetra, Ross V.; Boschma, Simin I.; Yeh, Allan S.; Jacobs, Edward M. (March 1987). "Hardware Design of the First HP Precision Architecture Computers". Hewlett-Packard Journal. 38 (3): 4–17. Retrieved 6 October 2020.
  8. ↑ "Hewlett-Packard Precision Architecture: The Processor" (PDF). p. 10. Retrieved 2023-12-02.
  9. ↑ DeRosa, John A.; Levy, Henry M. (1987). "An Evaluation of Branch Architectures". Proceedings of the 14th annual international symposium on Computer architecture. pp. 10–16. doi:10.1145/30350.30352. ISBN   0-8186-0776-9 . Retrieved 2024-01-27.
  10. ↑ "Hewlett-Packard Precision Architecture: The Processor" (PDF). p. 6. Retrieved 2023-12-07.
  11. ↑ Smotherman, Mark (2 July 2009). Recent Processor Architects Archived 2012-09-10 at the Wayback Machine .
  12. ↑ Paul Weissmann. "Early PA-RISC Systems" Archived 2014-10-02 at the Wayback Machine .
  13. ↑ Walpole, Jonathan; Hakanson, Marion; Inouye, Jon; Konuru, Ravi (January 1992). Porting Chorus to the PA-RISC: Project Overview (PDF) (Report). Oregon Graduate Institute Of Science And Technology. Archived from the original on 12 June 2023.
  14. 1 2 3 "PA-RISC Processors"
  15. ↑ Marston, A.; et al. (1987). "A 32b CMOS single-chip RISC type processor". 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. pp. 28–29. doi:10.1109/ISSCC.1987.1157145. S2CID   61007482.
  16. ↑ Yetter, J.; et al. (1987). "A 15 MIPS 32b Microprocessor". ISSCC 1987 . pp. 26–27. doi:10.1109/ISSCC.1987.1157220. S2CID   58782915.
  17. ↑ Boschma, Brian D.; et al. (1989). "A 30 MIPS VLSI CPU". IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers. pp. 82–83, 299. doi:10.1109/ISSCC.1989.48191. S2CID   53932361.
  18. 1 2 "HP L1000 & L2000 (rp5400/rp5450) Servers" Archived 2018-01-02 at the Wayback Machine , openpa.net
  19. ↑ "Third-Party PA-RISC Processors from Hitachi, Winbond, OKI – OpenPA.net".
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.