VAX 9000

Last updated

The VAX 9000 is a discontinued family of mainframes developed and manufactured by Digital Equipment Corporation (DEC) using custom ECL-based processors implementing the VAX instruction set architecture (ISA). Equipped with optional vector processors, they were marketed into the supercomputer space as well. [1] As with other VAX systems, they were sold with either the VMS or Ultrix operating systems.

Contents

The systems trace their history to DEC's 1984 licensing of several technologies from Trilogy Systems, who had introduced a new way to densely pack ECL chips into complex modules. Development of the 9000 design began in 1986, intended as a replacement for the VAX 8800 family, [2] at that time the high-end VAX offering. The initial plans called for two general models, the high-performance Aquarius using water cooling as seen on IBM systems, and the midrange-performance Aridus systems using air cooling. During development, engineers so improved the air cooling system that Aquarius was not offered; the Aridus models were "field-upgradeable" to Aquarius, but they did not offer it. [3]

The 9000 was positioned within DEC as an "IBM killer", a machine with unmatched performance at a much lower price point than IBM systems. DEC intended the 9000 to allow the company to move back into the mainframe market, which it had abandoned starting in 1983, [4] as it watched the low end of the computer market being taken over by ever-improving IBM compatible personal computer systems and the new 32-bit Unix workstation machines. The company invested an estimated $1 billion in the development of the 9000, in spite of considerable in-company concern about the concept in the era of rapidly improving RISC performance. Production problems pushed back its release, by which time these fears had come true and newer microprocessors like DEC's own NVAX offered a significant fraction of the 9000's performance for a tiny fraction of the price.

Roughly four dozen systems were delivered before production was discontinued,[ citation needed ] a massive failure. One representative example CPU sits in storage at the Computer History Museum, not on public display. Another is in storage at the Large Scale Systems Museum.

History

DEC in the 1980s

As the 1980s opened, DEC had been moving from strength to strength. The PDP-11 was released in 1970 and continued strong sales that would ultimately reach 600,000 machines, while their newly introduced VAX-11 picked up where the PDP ended and was beginning to make major inroads to IBM's midrange market. DEC also introduced their famous VT series computer terminals and a wide variety of other popular peripherals that all generated significant cashflow. [5]

Through this period, DEC made several attempts to enter the personal computer field, but these all failed. Best known among these was the Rainbow 100, which aimed to offer the ability to run both MS-DOS and CP/M programs, but instead demonstrated itself incapable of doing either very well while costing about as much as buying two separate machines. As the PC market expanded, DEC abandoned their PC offerings and increasingly turned their attention to the midrange market. [6]

As part of this change in focus, a number of longstanding policies were changed, causing friction with their customer base, and especially with their third-party developers. In one example, their new VAXBI Bus could not be used by other developers unless they signed a development agreement. This was a stark contrast to the Unibus standard of the PDP and earlier VAX machines, which had a thriving market of 3rd party products. Ken Olsen was quoted as saying "We spent millions developing this bus. I don't know why we didn't do it before." [6]

As these policies were "closing" DEC, new companies were quick to take advantage of this. Notable among these was Sun Microsystems, whose Motorola 68000-based systems offered performance similar to DEC's VAXstation series while being based on the UNIX operating system. During the second half of the 1980s, Sun increasingly pitched itself as the replacement for DEC in the technical market, branding DEC as a closed, proprietary "bloodsucker". [7] This was aided by DEC's own 1985 decision to abandon the technical market in favor of the higher margins in the data center. [5]

ECL

During the 1960s, DEC computers had been built out of individual transistors and began to move to using small scale integration integrated circuits (SSI ICs). These would be built onto a number of circuit boards, which would then be wire wrapped together on a backplane to produce the central processing unit (CPU). By the early-1970s, small and medium scale integration ICs were being used, and large scale integration (LSI) was allowing simpler CPUs to be implemented in a single IC (or "chip"). By the late 1970s, a number of LSI versions of the PDP-11 were available, first as multi-chip units like DEC's own LSI-11, [8] and later in single-chip versions like the J-11. [9]

The VAX was a more complex system, beyond the capabilities of LSI of 1970s in a single-chip format. Early models resembled the PDP's of the earlier generations, but with multiple LSI chips on printed circuit boards building up the more complex CPU rather than SSI chips on wire-wrapped boards. [lower-alpha 1] By the mid-1980s, the relentless effects of Moore's law had pushed LSI into what was now very large scale integration (VLSI). VLSI ICs could hold hundreds of thousands or millions of transistors, enough to implement an entire VAX system on a single chip. This led to 1985's MicroVAX 78032, which implemented a subset of the VAX, but it was clear it would not be long before the "full" VAX would fit on a single chip. [lower-alpha 2]

Remaining relevant to data centers required a new architecture ill-suited to single-chip fabrication. At that time, CMOS fabrication typically produced slower ICs than the competing emitter-coupled logic (ECL) system. [10] However, ECL’s density was lower, and its feature sizes about a generation behind CMOS. DEC had to choose between building either a very fast ECL machine with a high chip count, or a somewhat slower CMOS machine using fewer chips. Using ECL was more complex, but consistent with DEC's long history of multi-chip and multi-card CPU designs.

A related ECL issue was inter-chip wiring proliferation proportional to the massive pin count increase required by modern machines’ address space growth. In 1980, Gene Amdahl formed Trilogy Systems to solve problems in high-performance ECL-based mainframe production. Trilogy's developments included a new inter-chip connection system using copper conductors embedded in polyimide insulation to produce a thin-film with extremely dense wiring. [11]

In 1984, DEC licensed parts of Trilogy's technologies and began development of practical versions of these concepts at their Hudson Fab. This was the birth of the 9000 project. [7] In contrast to Trilogy's goal of introducing their own plug-compatible mainframes and competing with IBM directly, [11] DEC would use similar technology to produce a VAX outperforming IBM's offerings at a lower price point. Trilogy's wiring technologies were used to create card-sized "multi-chip units" (MCUs) working together like earlier multi-card CPU designs. In the final design, 13 MCUs formed the CPU. [12]

Initially, the system required water cooling to meet its performance goals, leading to the codename Aquarius, the water-bearer. During development, a newly introduced air cooling system replaced water cooling. The air-cooled version was codenamed Aridus, for "dry". [12] [lower-alpha 3]

Market changes

While development was ongoing, in late 1988 IBM introduced its AS/400 systems, a new mid-range line that was much more cost-competitive than previous offerings. DEC's price advantage was seriously eroded, and their formerly rapid market growth ended almost immediately. IBM would ultimately generate roughly $14 billion in annual revenue from the line, which was more than DEC's entire company income. Meanwhile, Sun was introducing their SPARC microprocessor which allowed desktop machines to outperform even the fastest of DEC's existing machines. This eroded DEC's value in its other traditional market of Unix systems. [7] With the company being squeezed in the low and midrange, the 9000 became the company's main focus; they referred to it as the "IBM killer". [14]

DEC had initially been sceptical of RISC, [15] believing it worked on trivial five-line programs but would not be successful in the transaction processing field. This opinion was turned upside down in 1986 when an experimental RISC developed at DEC's Western Research Lab was compared head-to-head with the latest VAX 8800 and outperformed it 2-to-1. This led to a program to develop a production-quality scalable RISC design, which emerged as the DEC PRISM. [16] Dave Cutler, in charge of the PRISM design, then began to develop a high-end machine using it, immediately leading to fighting with the Aridus group who saw them as stepping on "their turf." [16] The company's engineering committee, the Strategy Task Force, repeatedly advised cancelling Aridus. Every year they would attempt to cut the budget for the project, only to have the project lead, Bob Glorioso, go directly to Ken Olsen and the board and have it reinstated, saying "these engineers have no right to tell us business people what to do." [16]

"I just don't understand it, I don't see how this is possible, how this one chip can replace these racks of electronics, I just don't get it"

—Ken Olsen [17]

While the battle between the RISC and ECL groups continued, the CMOS team building VAX processors was continuing to improve as well. Bob Supnik claims that it was clear to senior technical people as early as 1987 that the next generation of CMOS chips, the NVAX, would perform as well as the 9000 by 1988, even though the 9000 was not slated to launch until 1989. [14] There are several quotes by prominent engineers on the NVAX project that describe Olsen's unwillingness to kill the 9000 even after being told point-blank that it would not be competitive by the early 1990s, [14] and his outright rejection that such a thing was even possible. [18]

As the company continued to back the 9000 while it became more and more clear it would not be competitive, various groups within the company began developing RISC-based systems. The unlikely outcome of this was that all of the RISC projects were instead killed off [19] with the exception of some ongoing work at the Hudson Fab on a low-end PRISM. [20]

Release

DEC formally announced the 9000's in October 1989, claiming at the time that it would ship "next spring." Comparing it to a low-end IBM 3090, IBM's flagship mainframe, DEC positioned the machine for transaction processing and high-end database systems. Five systems were announced, from $1.2 to $3.9 million, spanning a performance range from 30 to 117 times that of the 11/780. [21]

The development of the 9000 eventually ran to about $3 billion. [14] Slated for release in 1989, delays in the chip manufacturing delayed it by a year, and further delays in building the complete machine meant only tiny numbers were delivered in 1990. The systems were plagued with problems and required constant maintenance in the field. [7] By 1991 the company had an order book of only 350 systems. At $1.5 million per machine, the system had recouped only 25% of the development costs, excluding actual manufacturing. [14] In February 1991, they announced a low-end version, the Model 110 at $920,000, appealing to customers looking for CPU power without the need for extensive storage or other options. [22]

Meanwhile, the engineering team's predictions about the relentless march of CMOS proved true. By 1991, the NVAX was also on the market, offering roughly the same performance for a tiny fraction of the cost and size. At lower performance settings the same design was available in desktop form, outperforming all previous VAX machines. The 9000 managed not only to lose billions of dollars, but also led to the ending of several much more promising designs. [14]

Refocus

By 1991, industry observers were describing the 9000 as "stalled" and "disappointing". In August, Glorisoso left DEC, claiming family issues. [23]

In October 1991, DEC announced that the division would be reorganized as the Production System Business Unit, along with cuts on the prices of the current 9000 models of 30%, and 38% on its server software. They also announced three new models based on CMOS chips, the 9X15, 9600 and 9800, none of which shipped. They also announced that existing users of the 9000 would be offered a discounted upgrade path to new DEC Alpha-based systems. [24]

Adding to the woes, in early 1992 it was reported that installed systems had begun to suffer a series of hardware failures that appeared to start in the second half of 1991. A study suggested 37% of the installed systems suffered "hard failure", mostly on the 9420 models. [25] A follow-up survey gave the system high marks for service and compatibility with other DEC systems, but low marks for reliability and cost. [26]

Description

The VAX 9000 was a multiprocessor and supported one, two, three or four CPUs clocked at 62.5 MHz (16 ns cycle time). The system was based around a crossbar switch in the system control unit (SCU), to which the one to four CPUs, two memory controllers, two input/output (I/O) controllers and a service processor connected. I/O was provided by four Extended Memory Interconnect (XMI) buses.

Scalar processor

Each CPU was implemented with 13 Multi-Chip Units (MCUs), with each MCU containing several emitter-coupled logic (ECL) macrocell arrays which contained the CPU logic. The gate arrays were fabricated in Motorola's "MOSAIC III" process, a bipolar process with a drawn width of 1.75 micrometres and three layers of interconnect. The MCUs were installed into a CPU planar module, which accommodated 16 MCUs and was 24 by 24 inches (610 mm) in size.

Vector processor

The VAX 9000's CPU was coupled with a vector processor with a maximum theoretical performance of 125 MFLOPS. The vector processor circuitry was present in all units shipped and disabled via a software switch on units sold 'without' the vector processor. The vector processor was referred to as the V-box, and it was Digital's first ECL implementation of the VAX Vector Architecture. The design of the vector processor began in 1986, two years after development of the VAX 9000 CPU had begun. [27]

The V-box implementation comprised 25 Motorola Macrocell Array III (MCA3) devices spread over three multichip units (MCUs), which resided on the planar module. The V-box was optional and was field-installable. The V-box consisted of six subunits: the vector register unit, the vector add unit, vector multiply unit, vector mask unit, vector address unit and the vector control unit.

The vector register unit, also known as the vector register file, implemented the 16 vector registers defined by the VAX vector architecture. The vector register file was multi-ported and contained three write ports and five read ports. Each register consisted of 64 elements, and each element was 72 bits wide, with 64 bits used to store data and 8 bits used to store parity information. [28]

SID Scalar and Vector Processor Synthesis

SID (Synthesis of Integral Design) was a logic synthesis program used to generate logic gates for the VAX 9000. From high-level behavioral and register-transfer level sources, approximately 93% of the CPU scalar and vector units, over 700,000 gates, were synthesized. [29]

SID was an artificial intelligence rule-based system and expert system with over 1000 hand-written rules. In addition to logic gate creation, SID took the design to the wiring level, allocating loads to nets and providing parameters for place and route CAD tools. As the program ran, it generated and expanded its own rule-base to 384,000 low-level rules. [29] [30] A complete synthesis run for the VAX 9000 took 3 hours.

Initially it was somewhat controversial but was accepted in order to reduce the overall VAX 9000 project budget. Some engineers refused to use it. Others compared their own gate-level designs to those created by SID, eventually accepting SID for the gate-level design job. Since SID rules were written by expert logic designers and with input from the best designers on the team, excellent results were achieved. As the project progressed and new rules were written, SID-generated results became equal to or better than manual results for both area and timing. For example, SID produced a 64-bit adder that was faster than the manually-designed one. Manually-designed areas averaged 1 bug per 200 gates, whereas SID-generated logic averaged 1 bug per 20,000 gates. After finding a bug, SID rules were corrected, resulting in 0 bugs on subsequent runs. [29] The SID-generated portion of the VAX 9000 was completed 2 years ahead of schedule, whereas other areas of the VAX 9000 development encountered implementation problems, resulting in a much delayed product release. Following the VAX 9000, SID was never used again.

Models

VAX 9000 Model 110

The VAX 9000 Model 110 was an entry-level model with the same performance as the Model 210 but had a smaller memory capacity and was bundled with less software and services. On 22 February 1991, it was priced from US$920,000, and if fitted with a vector processor, from US$997,000.

VAX 9000 Model 210

The VAX 9000 Model 210 was an entry-level model with one CPU that could be upgraded. If a vector processor was present, it was known as the VAX 9000 Model 210VP.

VAX 9000 Model 4x0

The VAX 9000 Model 4x0 was a multiprocessor capable model, the value of "x" (1, 2, 3 or 4) denoting the number of CPUs present. These models supported the vector processor, with one vector processor supported per CPU. A maximal configuration had 512 MB of memory. The number of I/O buses supported varied, with the Model 410 and 420 supporting two XMI, ten CI and eight VAXBI; while the Model 430 and 440 supported four XMI, ten CI and 14 VAXBI.

Notes

  1. ↑ See, for instance, this image of the VAX DPM, one card of nine that made up the CPU of the 11/750. Compare that with the image of the LSI-11 CPU in the User Manual.
  2. ↑ Which emerged as the CVAX.
  3. ↑ DEC codenames of the time referenced Greek deities and heroes, or were reminiscent thereof; a mid-range VAX of the same era was Argonaut. [13]

Related Research Articles

<span class="mw-page-title-main">Digital Equipment Corporation</span> U.S. computer manufacturer (1957–1998)

Digital Equipment Corporation, using the trademark Digital, was a major American company in the computer industry from the 1960s to the 1990s. The company was co-founded by Ken Olsen and Harlan Anderson in 1957. Olsen was president until he was forced to resign in 1992, after the company had gone into precipitous decline.

<span class="mw-page-title-main">Microprocessor</span> Computer processor contained on an integrated-circuit chip

A microprocessor is a computer processor for which the data processing logic and control is included on a single integrated circuit (IC), or a small number of ICs. The microprocessor contains the arithmetic, logic, and control circuitry required to perform the functions of a computer's central processing unit (CPU). The IC is capable of interpreting and executing program instructions and performing arithmetic operations. The microprocessor is a multipurpose, clock-driven, register-based, digital integrated circuit that accepts binary data as input, processes it according to instructions stored in its memory, and provides results as output. Microprocessors contain both combinational logic and sequential digital logic, and operate on numbers and symbols represented in the binary number system.

In processor design, microcode serves as an intermediary layer situated between the central processing unit (CPU) hardware and the programmer-visible instruction set architecture of a computer, also known as its machine code. It consists of a set of hardware-level instructions that implement the higher-level machine code instructions or control internal finite-state machine sequencing in many digital processing components. While microcode is utilized in Intel and AMD general-purpose CPUs in contemporary desktops and laptops, it functions only as a fallback path for scenarios that the faster hardwired control unit is unable to manage.

<span class="mw-page-title-main">Minicomputer</span> Mid-1960s–late-1980s class of smaller computers

A minicomputer, or colloquially mini, is a type of smaller general-purpose computer developed in the mid-1960s and sold at a much lower price than mainframe and mid-size computers from IBM and its direct competitors. In a 1970 survey, The New York Times suggested a consensus definition of a minicomputer as a machine costing less than US$25,000, with an input-output device such as a teleprinter and at least four thousand words of memory, that is capable of running programs in a higher level language, such as Fortran or BASIC.

<span class="mw-page-title-main">PDP-11</span> Series of 16-bit minicomputers

The PDP–11 is a series of 16-bit minicomputers sold by Digital Equipment Corporation (DEC) from 1970 into the late 1990s, one of a set of products in the Programmed Data Processor (PDP) series. In total, around 600,000 PDP-11s of all models were sold, making it one of DEC's most successful product lines. The PDP-11 is considered by some experts to be the most popular minicomputer.

<span class="mw-page-title-main">VAX</span> Line of computers sold by Digital Equipment Corporation

VAX is a series of computers featuring a 32-bit instruction set architecture (ISA) and virtual memory that was developed and sold by Digital Equipment Corporation (DEC) in the late 20th century. The VAX-11/780, introduced October 25, 1977, was the first of a range of popular and influential computers implementing the VAX ISA. The VAX family was a huge success for DEC, with the last members arriving in the early 1990s. The VAX was succeeded by the DEC Alpha, which included several features from VAX machines to make porting from the VAX easier.

<span class="mw-page-title-main">Convex Computer</span> American computer manufacturer

Convex Computer Corporation was a company that developed, manufactured and marketed vector minisupercomputers and supercomputers for small-to-medium-sized businesses. Their later Exemplar series of parallel computing machines were based on the Hewlett-Packard (HP) PA-RISC microprocessors, and in 1995, HP bought the company. Exemplar machines were offered for sale by HP for some time, and Exemplar technology was used in HP's V-Class machines.

<span class="mw-page-title-main">Emitter-coupled logic</span> Integrated circuit logic family

In electronics, emitter-coupled logic (ECL) is a high-speed integrated circuit bipolar transistor logic family. ECL uses an overdriven bipolar junction transistor (BJT) differential amplifier with single-ended input and limited emitter current to avoid the saturated region of operation and the resulting slow turn-off behavior. As the current is steered between two legs of an emitter-coupled pair, ECL is sometimes called current-steering logic (CSL), current-mode logic (CML) or current-switch emitter-follower (CSEF) logic.

<span class="mw-page-title-main">History of computing hardware (1960s–present)</span>

The history of computing hardware starting at 1960 is marked by the conversion from vacuum tube to solid-state devices such as transistors and then integrated circuit (IC) chips. Around 1953 to 1959, discrete transistors started being considered sufficiently reliable and economical that they made further vacuum tube computers uncompetitive. Metal–oxide–semiconductor (MOS) large-scale integration (LSI) technology subsequently led to the development of semiconductor memory in the mid-to-late 1960s and then the microprocessor in the early 1970s. This led to primary computer memory moving away from magnetic-core memory devices to solid-state static and dynamic semiconductor memory, which greatly reduced the cost, size, and power consumption of computers. These advances led to the miniaturized personal computer (PC) in the 1970s, starting with home computers and desktop computers, followed by laptops and then mobile computers over the next several decades.

<span class="mw-page-title-main">DEC PRISM</span> RISC instruction set architecture

PRISM was a 32-bit RISC instruction set architecture (ISA) developed by Digital Equipment Corporation (DEC). It was the outcome of a number of DEC research projects from the 1982–1985 time-frame, and the project was subject to continually changing requirements and planned uses that delayed its introduction. This process eventually decided to use the design for a new line of Unix workstations. The arithmetic logic unit (ALU) of the microPrism version had completed design in April 1988 and samples were fabricated, but the design of other components like the floating point unit (FPU) and memory management unit (MMU) were still not complete in the summer when DEC management decided to cancel the project in favor of MIPS-based systems. An operating system codenamed MICA was developed for the PRISM architecture, which would have served as a replacement for both VAX/VMS and ULTRIX on PRISM.

<span class="mw-page-title-main">Gate array</span> Type of integrated circuit

A gate array is an approach to the design and manufacture of application-specific integrated circuits (ASICs) using a prefabricated chip with components that are later interconnected into logic devices according to custom order by adding metal interconnect layers in the factory. It was popular during the upheaval in the semiconductor industry in the 1980s, and its usage declined by the end of the 1990s.

<span class="mw-page-title-main">NVAX</span> CMOS microprocessor by Digital Equipment Corporation

The NVAX is a CMOS microprocessor developed and produced by Digital Equipment Corporation (DEC) that implemented the VAX instruction set architecture (ISA). A variant of the NVAX, the NVAX+, differed in the bus interface and external cache supported, but was otherwise identical in regards to microarchitecture. The NVAX+ was designed to have the same bus as the DECchip 21064, allowing drop-in replacement.

<span class="mw-page-title-main">74181</span> First arithmetic logic unit (ALU) on a single chip

The 74181 is a 4-bit slice arithmetic logic unit (ALU), implemented as a 7400 series TTL integrated circuit. Introduced by Texas Instruments in February 1970, it was the first complete ALU on a single chip. It was used as the arithmetic/logic core in the CPUs of many historically significant minicomputers and other devices.

The VAX 4000 is a discontinued family of low-end superminicomputers developed and manufactured by Digital Equipment Corporation using microprocessors implementing the VAX instruction set architecture (ISA). The VAX 4000 succeeded the MicroVAX family, and shipped with the OpenVMS operating system. It was the last family of low-end VAX systems, as the platform was discontinued by Compaq.

<span class="mw-page-title-main">VAX 6000</span> Minicomputer by Digital Equipment Corporation

The VAX 6000 is a discontinued family of minicomputers developed and manufactured by Digital Equipment Corporation (DEC) using processors implementing the VAX instruction set architecture (ISA). Originally, the VAX 6000 was intended to be a mid-range VAX product line complementing the VAX 8000, but with the introduction of the VAX 6000 Model 400 series, the older VAX 8000 was discontinued in favor of the VAX 6000, which offered slightly higher performance for half the cost. The VAX 6000 family supports Digital's VMS and ULTRIX operating systems.

<span class="mw-page-title-main">VAX 8000</span> Family of superminicomputers by Digital Equipment Corporation

The VAX 8000 is a discontinued family of superminicomputers developed and manufactured by Digital Equipment Corporation (DEC) using processors implementing the VAX instruction set architecture (ISA).

<span class="mw-page-title-main">Rigel (microprocessor)</span> Miniprocessor chip set

Rigel was a microprocessor chip set developed and fabricated by Digital Equipment Corporation (DEC) that implemented the VAX instruction set architecture (ISA). It was introduced on 11 July 1989 with the introduction of the VAX 6000 Model 400, the first system to feature the chip set. Rigel was also used in the VAX 4000 Model 300 and VAXstation 3100 Model 76. Production Rigel CPUs were rated at 35 to 43 MHz.

<span class="mw-page-title-main">IBM 9370</span> IBM mainframe-compatible low-end system

The IBM 9370 systems are "baby mainframe" midrange computers, released 1986 at the very low end of, and compatible with System/370. The media of the day, referring to the VAX systems manufactured by Digital Equipment Corporation (DEC), carried IBM's alleged "VAX Killer" phrase, albeit often skeptically.

IBM POWER is a reduced instruction set computer (RISC) instruction set architecture (ISA) developed by IBM. The name is an acronym for Performance Optimization With Enhanced RISC.

<span class="mw-page-title-main">IBM System/390</span> Line of mainframe computers

The IBM System/390 is a discontinued mainframe product family implementing ESA/390, the fifth generation of the System/360 instruction set architecture. The first computers to use the ESA/390 were the Enterprise System/9000 (ES/9000) family, which were introduced in 1990. These were followed by the 9672, Multiprise, and Integrated Server families of System/390 in 1994–1999, using CMOS microprocessors. The ESA/390 succeeded ESA/370, used in the Enhanced 3090 and 4381 "E" models, and the System/370 architecture last used in the IBM 9370 low-end mainframe. ESA/390 was succeeded by the 64-bit z/Architecture in 2000.

References

Citations

  1. ↑ Semiconductor International. Cahners Publishing Company.
  2. ↑ Computer & Communications Decisions. Hayden Publishing Company. 1988.
  3. ↑ Datamation. Cahners Publishing Company. 1992.
  4. ↑ Winstanley, Graham (1991). Artificial intelligence in engineering. West Sussex, England: Wiley, Chichester. p. 391. ISBN   9780471926030. PDP-10...was discontinued in 1983
  5. 1 2 Scott 1994, p. 7.
  6. 1 2 Scott 1994, p. 8.
  7. 1 2 3 4 Scott 1994, p. 9.
  8. ↑ LSI-11, PDP-11/03 User Manual (PDF). Digital Equipment Corporation. 1976.
  9. ↑ "J-11 Data Chip Specification" (PDF). Digital Equipment Corporation. July 1, 1982.
  10. ↑ Annaratone, Silvia (1986). Digital CMOS Circuit Design. Springer. p. 2. ISBN   9781461322856.
  11. 1 2 "Trilogy Systems Corp". ComputerWorld. 15 June 1981. pp. 11–12.
  12. 1 2 Schein 2010, p. 313.
  13. ↑ Schein 2010, p. 209.
  14. 1 2 3 4 5 6 Goodwin & Johnson 2009, p. 6.
  15. ↑ Clark, Douglas; Strecker, William (September 1980). Comments on "The Case for the Reduced Instruction Set Computer," by Patterson and Ditzel (Technical report).
  16. 1 2 3 Schein 2010, p. 307.
  17. ↑ Schein 2003, p. 216.
  18. ↑ Schein 2010, p. 314.
  19. ↑ Smotherman, Mark. "Sketch of DEC PRISM".
  20. ↑ Schein 2010, p. 210.
  21. ↑ Brown, Jim (30 October 1989). "DEC nudges into IBM mart with intro of mainframe". Network World. pp. 2, 64.
  22. ↑ Johnson, Maryfran (25 February 1991). "Computerworld". Computerworld. p. 4.
  23. ↑ Johnson, Marryanne (26 August 1991). "Glorisoso departs DEC". ComputerWorld. p. 6.
  24. ↑ Johnson, Maryfran (21 October 1991). "DEC restarts failed mainframe strategy". ComputerWorld. pp. 1, 12.
  25. ↑ Cusak, Sally (20 January 1992). "VAX 9000 users suffer headaches". ComputerWorld. p. 33.
  26. ↑ Slater, Darek (21 November 1992). "HDS mainframe users most satisfied". ComputerWorld. p. 48.
  27. ↑ Brunner, Richard A.; Bhandarkar, Dileep P.; McKeen, Francis X.; Patel, Bimal; Rogers Jr., William J.; Yoder, Gregory L. (Fall 1990). "Vector Processing on the VAX 9000 System" (PDF). Digital Technical Journal. 2 (4): 61–79.
  28. ↑ Bhandarkar, Dileep; Brunner, Richard (1990). "VAX vector architecture". Proceedings of the 17th annual international symposium on Computer Architecture (ISCA '90). Association for Computing Machinery. pp. 204–215. doi:10.1145/325164.325145. ISBN   0897913663. S2CID   17866614.
  29. 1 2 3 Hooper, Donald F.; Eck, John C. (Fall 1990). "Synthesis in the CAD System Used to Design the VAX 9000 System" (PDF). VAX 9000 Series, Digital Technical Journal, Digital Equipment Corporation. 2 (4): 118–129. Retrieved 2022-11-28.
  30. ↑ Hooper, D.F. (1988). "SID: synthesis of integral design". Proceedings 1988 IEEE International Conference on Computer Design: VLSI. pp. 204–8. doi:10.1109/ICCD.1988.25691. ISBN   0-8186-0872-2. S2CID   62241940.

Bibliography


This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.