Related Research Articles
In computing, floating point operations per second is a measure of computer performance, useful in fields of scientific computations that require floating-point calculations. For such cases, it is a more accurate measure than measuring instructions per second.
Blue Gene is an IBM project aimed at designing supercomputers that can reach operating speeds in the petaFLOPS (PFLOPS) range, with low power consumption.
Magnetoresistive random-access memory (MRAM) is a type of non-volatile random-access memory which stores data in magnetic domains. Developed in the mid-1980s, proponents have argued that magnetoresistive RAM will eventually surpass competing technologies to become a dominant or even universal memory. Currently, memory technologies in use such as flash RAM and DRAM have practical advantages that have so far kept MRAM in a niche role in the market.
Cell is a 64-bit multi-core microprocessor microarchitecture that combines a general-purpose PowerPC core of modest performance with streamlined coprocessing elements which greatly accelerate multimedia and vector processing applications, as well as many other forms of dedicated computation.
The 90 nm process is a level of MOSFET (CMOS) fabrication process technology that was commercialized by the 2003–2005 timeframe, by leading semiconductor companies like Toshiba, Sony, Samsung, IBM, Intel, Fujitsu, TSMC, Elpida, AMD, Infineon, Texas Instruments and Micron Technology.
David A. Bader is a Distinguished Professor and Director of the Institute for Data Science at the New Jersey Institute of Technology. Previously, he served as the Chair of the Georgia Institute of Technology School of Computational Science & Engineering, where he was also a founding professor, and the executive director of High-Performance Computing at the Georgia Tech College of Computing. In 2007, he was named the first director of the Sony Toshiba IBM Center of Competence for the Cell Processor at Georgia Tech.
The 65 nm process is an advanced lithographic node used in volume CMOS (MOSFET) semiconductor fabrication. Printed linewidths can reach as low as 25 nm on a nominally 65 nm process, while the pitch between two lines may be greater than 130 nm.
The 32 nm node is the step following the 45 nm process in CMOS (MOSFET) semiconductor device fabrication. "32-nanometre" refers to the average half-pitch of a memory cell at this technology level. Toshiba produced commercial 32 GiB NAND flash memory chips with the 32 nm process in 2009. Intel and AMD produced commercial microchips using the 32-nanometre process in the early 2010s. IBM and the Common Platform also developed a 32 nm high-κ metal gate process. Intel began selling its first 32 nm processors using the Westmere architecture on 7 January 2010.
The transistor count is the number of transistors in an electronic device. It is the most common measure of integrated circuit complexity. The rate at which MOS transistor counts have increased generally follows Moore's law, which observed that the transistor count doubles approximately every two years. However, being directly proportional to the area of a chip, transistor count does not represent how advanced the corresponding manufacturing technology is: a better indication of this is the transistor density.
Roadrunner was a supercomputer built by IBM for the Los Alamos National Laboratory in New Mexico, USA. The US$100-million Roadrunner was designed for a peak performance of 1.7 petaflops. It achieved 1.026 petaflops on May 25, 2008, to become the world's first TOP500 LINPACK sustained 1.0 petaflops system.
The College of Design at the Georgia Institute of Technology, established in 1908 as the Department of Architecture and also formerly called the College of Architecture, offered the first four-year course of study in architecture in the Southern United States.
The College of Computing is a college of the Georgia Institute of Technology, a public research university in Atlanta, Georgia. It is divided into four schools: the School of Computer Science, the School of Interactive Computing, the School of Computational Science & Engineering, and the School of Cybersecurity and Privacy. The College of Computing's programs are consistently ranked among the top 10 computing programs in the nation. In 2022, U.S. News & World Report ranked the Computer Science graduate program #6 in the U.S. In 2016, Times Higher Education and the Wall Street Journal ranked the College #5 in the world.
James David Foley is an American computer scientist and computer graphics researcher. He is a Professor Emeritus and held the Stephen Fleming Chair in Telecommunications in the School of Interactive Computing at Georgia Institute of Technology. He was Interim Dean of Georgia Tech's College of Computing from 2008–2010. He is perhaps best known as the co-author of several widely used textbooks in the field of computer graphics, of which over 400,000 copies are in print and translated in ten languages. Foley most recently conducted research in instructional technologies and distance education.
In computing, an eFuse is a microscopic fuse put into a computer chip. This technology was invented by IBM in 2004 to allow for the dynamic real-time reprogramming of chips. In the abstract, computer logic is generally "etched" or "hard-wired" onto a chip and cannot be changed after the chip has finished being manufactured. By utilizing a set of eFuses, a chip manufacturer can allow for the circuits on a chip to change while it is in operation.
The Christopher W. Klaus Advanced Computing Building is a three-story academic building at the Georgia Institute of Technology that houses a portion of its College of Computing, College of Engineering, and related programs.
Harm Peter Hofstee is a Dutch physicist and computer scientist who currently is a distinguished research staff member at IBM Austin, USA, and a part-time professor in Big Data Systems at Delft University of Technology, Netherlands.
Elizabeth D. "Beth" Mynatt is the Dean of the Khoury College of Computer Sciences at Northeastern University. She is former executive director of the Institute for People and Technology, director of the GVU Center at Georgia Tech, and Regents' and Distinguished Professor in the School of Interactive Computing, all at the Georgia Institute of Technology.
Semiconductor consolidation is the trend of semiconductor companies collaborating in order to come to a practical synergy with the goal of being able to operate in a business model that can sustain profitability.
References
- ↑ "Research News: Grants/Gifts Received" (PDF). The Compiler. Georgia Tech College of Computing. March 2007. Retrieved 2007-03-22.
- ↑ Keefe, Bob (2006-11-14). "Georgia, not Austin, gets chip center" (PDF). Austin American Statesman. Retrieved 2007-03-22.
- ↑ "Georgia Tech Establishes Cell BE Center of Competence" (PDF). HPC Wire. 2006-11-16. Retrieved 2007-03-22.
- ↑ "IBM announces winners of shared university research awards" (PDF). Verivox. 2006-12-12. Retrieved 2007-03-22.
- ↑ "College of computing at Georgia tech selected as first Sony-Toshiba-IBM center of competence focused on the cell processor" (PDF) (Press release). IBM. 2006-11-05. Retrieved 2007-03-22.
- ↑ "One-Day IBM Cell Programming Workshop at Georgia Tech" . Retrieved 2007-04-13.
- ↑ "Georgia Tech Workshop Drives Cell Broadband Engine Processor Research". EDA Geek. 2007-05-31. Retrieved 2007-07-12.
