Mini Small Outline Package

Last updated
A surface-mount IC in the MSOP form-factor MSOP-sized chip package.jpg
A surface-mount IC in the MSOP form-factor

The Mini Small Outline Package (MSOP) is a miniaturized version of the small outline integrated circuit packaging format for integrated circuits.

Contents

Application

Many integrated circuits are available in the MSOP form factor. They are suited for space-limited applications requiring 1 mm or less mounted height and are commonly used in disk drives, video/audio and consumer electronics. [1]

Physical properties

The size of the Mini Small Outline Package is only 3mm × 3mm for the 8 and 10 pin versions [1] and 3mm × 4mm for the 12 and 16 pin version. [2] [3] The small package offers a small footprint, short wires for improved electrical connections, and good moisture reliability. [1] Some versions have an exposed pad on the bottom side. The exposed pad will be soldered on the PCB to transfer heat from the package to the PCB. [2] [1]

PackagePinsBody width (mm)Body length (mm)Lead pitch (mm)
MSOP88330.65
MSOP1010330.5
MSOP1212340.65
MSOP1616340.5

Synonyms

See also

Related Research Articles

<span class="mw-page-title-main">Dual in-line package</span> Type of electronic component package

In microelectronics, a dual in-line package is an electronic component package with a rectangular housing and two parallel rows of electrical connecting pins. The package may be through-hole mounted to a printed circuit board (PCB) or inserted in a socket. The dual-inline format was invented by Don Forbes, Rex Rice and Bryant Rogers at Fairchild R&D in 1964, when the restricted number of leads available on circular transistor-style packages became a limitation in the use of integrated circuits. Increasingly complex circuits required more signal and power supply leads ; eventually microprocessors and similar complex devices required more leads than could be put on a DIP package, leading to development of higher-density chip carriers. Furthermore, square and rectangular packages made it easier to route printed-circuit traces beneath the packages.

<span class="mw-page-title-main">Printed circuit board</span> Board to support and connect electronic components

A printed circuit board (PCB), also called printed wiring board (PWB), is a medium used to connect or "wire" components to one another in a circuit. It takes the form of a laminated sandwich structure of conductive and insulating layers: each of the conductive layers is designed with a pattern of traces, planes and other features etched from one or more sheet layers of copper laminated onto or between sheet layers of a non-conductive substrate. Electrical components may be fixed to conductive pads on the outer layers, generally by means of soldering, which both electrically connects and mechanically fastens the components to the board. Another manufacturing process adds vias, drilled holes that allow electrical interconnections between conductive layers.

<span class="mw-page-title-main">Ball grid array</span> Surface-mount packaging that uses an array of solder balls

A ball grid array (BGA) is a type of surface-mount packaging used for integrated circuits. BGA packages are used to permanently mount devices such as microprocessors. A BGA can provide more interconnection pins than can be put on a dual in-line or flat package. The whole bottom surface of the device can be used, instead of just the perimeter. The traces connecting the package's leads to the wires or balls which connect the die to package are also on average shorter than with a perimeter-only type, leading to better performance at high speeds.

<span class="mw-page-title-main">MultiMediaCard</span> Memory card format

MultiMediaCard, officially abbreviated as MMC, is a memory card standard used for solid-state storage. Unveiled in 1997 by SanDisk and Siemens, MMC is based on a surface-contact low-pin-count serial interface using a single memory stack substrate assembly, and is therefore much smaller than earlier systems based on high-pin-count parallel interfaces using traditional surface-mount assembly such as CompactFlash. Both products were initially introduced using SanDisk NOR-based flash technology.

<span class="mw-page-title-main">Stripboard</span>

Stripboard is the generic name for a widely used type of electronics prototyping material for circuit boards characterized by a pre-formed 0.1 inches (2.54 mm) regular (rectangular) grid of holes, with wide parallel strips of copper cladding running in one direction all the way along one side of an insulating bonded paper board. It is commonly also known by the name of the original product Veroboard, which is a trademark, in the UK, of British company Vero Technologies Ltd and Canadian company Pixel Print Ltd. It was originated and developed in the early 1960s by the Electronics Department of Vero Precision Engineering Ltd (VPE). It was introduced as a general-purpose material for use in constructing electronic circuits - differing from purpose-designed printed circuit boards (PCBs) in that a variety of electronics circuits may be constructed using a standard wiring board.

<span class="mw-page-title-main">Flip chip</span> Technique that flips a microchip upside down to connect it

Flip chip, also known as controlled collapse chip connection or its abbreviation, C4, is a method for interconnecting dies such as semiconductor devices, IC chips, integrated passive devices and microelectromechanical systems (MEMS), to external circuitry with solder bumps that have been deposited onto the chip pads. The technique was developed by General Electric's Light Military Electronics Department, Utica, New York. The solder bumps are deposited on the chip pads on the top side of the wafer during the final wafer processing step. In order to mount the chip to external circuitry, it is flipped over so that its top side faces down, and aligned so that its pads align with matching pads on the external circuit, and then the solder is reflowed to complete the interconnect. This is in contrast to wire bonding, in which the chip is mounted upright and fine wires are welded onto the chip pads and lead frame contacts to interconnect the chip pads to external circuitry.

<span class="mw-page-title-main">Integrated circuit packaging</span> Final stage of semiconductor device fabrication

Integrated circuit packaging is the final stage of semiconductor device fabrication, in which the die is encapsulated in a supporting case that prevents physical damage and corrosion. The case, known as a "package", supports the electrical contacts which connect the device to a circuit board.

<span class="mw-page-title-main">Quad flat package</span> Surface mount integrated circuit package with "gull wing" pins extending from all sides

A quad flat package (QFP) is a surface-mounted integrated circuit package with "gull wing" leads extending from each of the four sides. Socketing such packages is rare and through-hole mounting is not possible. Versions ranging from 32 to 304 pins with a pitch ranging from 0.4 to 1.0 mm are common. Other special variants include low-profile QFP (LQFP) and thin QFP (TQFP).

<span class="mw-page-title-main">Zilog Z8</span>

The Zilog Z8 is a microcontroller architecture, originally introduced by Zilog in 1979. Today the line also includes the Z8 Encore!, eZ8 Encore!, eZ8 Encore! XP, and eZ8 Encore! MC families.

<span class="mw-page-title-main">Thin small outline package</span> Thin surface mount IC package

Thin small outline package (TSOP) is a type of surface mount IC package. They are very low-profile and have tight lead spacing.

<span class="mw-page-title-main">Small outline integrated circuit</span> Surface mount variant of DIP

A small outline integrated circuit (SOIC) is a surface-mounted integrated circuit (IC) package which occupies an area about 30–50% less than an equivalent dual in-line package (DIP), with a typical thickness being 70% less. They are generally available in the same pin-outs as their counterpart DIP ICs. The convention for naming the package is SOIC or SO followed by the number of pins. For example, a 14-pin 4011 would be housed in an SOIC-14 or SO-14 package.

<span class="mw-page-title-main">Flat no-leads package</span> Integrated circuit package with contacts on all 4 sides, on the underside of the package

Flat no-leads packages such as quad-flat no-leads (QFN) and dual-flat no-leads (DFN) physically and electrically connect integrated circuits to printed circuit boards. Flat no-leads, also known as micro leadframe (MLF) and SON, is a surface-mount technology, one of several package technologies that connect ICs to the surfaces of PCBs without through-holes. Flat no-lead is a near chip scale plastic encapsulated package made with a planar copper lead frame substrate. Perimeter lands on the package bottom provide electrical connections to the PCB. Flat no-lead packages usually, but not always, include an exposed thermally conductive pad to improve heat transfer out of the IC. Heat transfer can be further facilitated by metal vias in the thermal pad. The QFN package is similar to the quad-flat package (QFP), and a ball grid array (BGA).

<span class="mw-page-title-main">TO-3</span> Metal can semiconductor package for power semiconductors

In electronics, TO-3 is a designation for a standardized metal semiconductor package used for power semiconductors, including transistors, silicon controlled rectifiers, and, integrated circuits. TO stands for "Transistor Outline" and relates to a series of technical drawings produced by JEDEC.

<span class="mw-page-title-main">TO-18</span>

In electronics, TO-18 is a designation for a style of transistor metal case. The case is more expensive than the similarly sized plastic TO-92 package. The name is from JEDEC, signifying Transistor Outline Package, Case Style 18.

<span class="mw-page-title-main">TO-263</span> Surface mount power semiconductor package

The Double Decawatt Package, D2PAK, SOT404 or DDPAK, standardized as TO-263, is a semiconductor package type intended for surface mounting on circuit boards. The TO-263 is designed by Motorola. They are similar to the earlier TO-220-style packages intended for high power dissipation but lack the extended metal tab and mounting hole, while representing a larger version of the TO-252, also known as DPAK, SMT package. As with all SMT packages, the pins on a D2PAK are bent to lie against the PCB surface. The TO-263 can have 3 to 7 terminals.

<span class="mw-page-title-main">DipTrace</span>

DipTrace is a proprietary software suite for electronic design automation (EDA) used for electronic schematic capture and printed circuit board layouts. DipTrace has four applications: schematic editor, PCB editor with built-in shape-based autorouter and 3D preview, component editor, and pattern editor.

<span class="mw-page-title-main">Quad in-line package</span>

In microelectronics, a quad in-line package, is an electronic component package with a rectangular housing and four parallel rows of electrical connecting pins. The package may be through-hole mounted to a printed circuit board (PCB) or inserted in a socket. Rockwell used a QIP with 42 leads formed into staggered rows for their PPS-4 microprocessor family introduced in 1973, and other microprocessors and microcontrollers, some with higher lead counts, through the early 1990s.

The NEC μCOM series is a series of microprocessors and microcontrollers manufactured by NEC in the 1970s and 1980s. The initial entries in the series were custom-designed 4 and 16-bit designs, but later models in the series were mostly based on the Intel 8080 and Zilog Z80 8-bit designs, and later, the Intel 8086 16-bit design. Most of the line was replaced in 1984 by the NEC V20, an Intel 8088 clone.

<span class="mw-page-title-main">Thin shrink small outline package</span> Thin Shrink Small Outline Package

The Thin Shrink Small Outline Package (TSSOP) is a rectangular surface mount plastic integrated circuit (IC) package with gull-wing leads.

References

  1. 1 2 3 4 "MSOP in STATS ChipPAC datasheet" . Retrieved 8 December 2020.
  2. 1 2 3 4 5 "MSOP on mbedded.ninja". blog.mbedded.ninja. Retrieved 8 December 2020.
  3. "MSOP on EESemi.com". eesemi.com. Retrieved 8 December 2020.
  4. 1 2 "Package Information - Maxim Integrated". www.maximintegrated.com. Retrieved 2021-01-04.