TO-66

Last updated
GD241 PNP transistor in a TO-66 package. GD241 Transistor.jpg
GD241 PNP transistor in a TO-66 package.
Comparison between the TO-66 (left) and TO-3 (right) packages. TO-3 vs TO-66 cm.jpg
Comparison between the TO-66 (left) and TO-3 (right) packages.

TO-66 is a type of semiconductor package for devices with three connections, such as transistors. The shape is similar to the TO-3 package, but the size is smaller. [1] The TO-66 package is made entirely of metal and is commonly used by silicon controlled rectifiers and power transistors. [2] In Europe, it was popularly used by the complementary germanium power transistors AD161/AD162. [3]

Contents

The TO-66 package consists of a diamond-shaped base plate with diagonals of 31.4 mm (1.24 in) and 19.0 mm (0.75 in). The plate has two mounting holes on the long diagonal, with the centers spaced 23 mm (0.91 in) apart. A cap attached to one side of the plate and under which the semiconductor chip is located, brings the total height to up to 8.63 mm (0.340 in). Two pins on the other side of the plate are isolated from the package by individual glass-metal seals. The metal case forms the third connection (in the case of a bipolar junction transistor this is typically the collector).

Variants

TO-66 is often used as a synonym for any of the variants that have the same footprint (i.e. position of mounting holes and pins) as TO-66.

TO-123

TO-123 reduces the maximum thickness of the base plate from 1.90 mm (0.075 in) to 1.02 mm (0.040 in). [4]

TO-124

TO-124 increases the maximum thickness of the base plate from 1.90 mm (0.075 in) to 2.59 mm (0.102 in) and the maximum total height from 8.63 mm (0.340 in) to 9.02 mm (0.355 in). [5]

TO-213

TO-213 is intended to replace previous definitions of flange-mounted packages with a 5.08 mm (0.200 in) pin spacing. [6] The different outlines are now defined as variants of TO-213: TO-66 is renamed to TO-213-AA, TO-123 to TO-213-AB, TO-124 to TO-213-AC.

National standards

Standards organizationStandardDesignation for
TO-66TO-123TO-124
JEDEC JEP95 [6] TO-213-AATO-213-ABTO-213-AC
IEC IEC 60191 [lower-alpha 1] [7] C13/B16 [lower-alpha 2]
EIAJ / JEITA ED-7500A [lower-alpha 1] [8] TC-16A/TB-12TC-9/TB-12 [lower-alpha 2]
British Standards BS 3934 [lower-alpha 1] [3] SO-55/SB2-5 [lower-alpha 2]
Gosstandart GOST 18472—88 [9] KT-8 [lower-alpha 2] [lower-alpha 3]
Rosstandart GOST R 57439 [10]
Kombinat Mikroelektronik Erfurt TGL 11811 [11] D [lower-alpha 2]
TGL 26713/11 [11] L2B [lower-alpha 2]
  1. 1 2 3 These standards have separate drawings for the package case and the base.
  2. 1 2 3 4 5 6 The maximum height is 9.8 mm (0.39 in).
  3. Russian: КТ-8

See also

Related Research Articles

<span class="mw-page-title-main">Semiconductor device fabrication</span> Manufacturing process used to create integrated circuits

Semiconductor device fabrication is the process used to manufacture semiconductor devices, typically integrated circuit (IC) chips such as modern computer processors, microcontrollers, and memory chips such as NAND flash and DRAM that are present in everyday electrical and electronic devices. It is a multiple-step sequence of photolithographic and chemical processing steps during which electronic circuits are gradually created on a wafer made of pure semiconducting material. Silicon is almost always used, but various compound semiconductors are used for specialized applications.

<span class="mw-page-title-main">Dual in-line package</span> Type of electronic component package

In microelectronics, a dual in-line package, is an electronic component package with a rectangular housing and two parallel rows of electrical connecting pins. The package may be through-hole mounted to a printed circuit board (PCB) or inserted in a socket. The dual-inline format was invented by Don Forbes, Rex Rice and Bryant Rogers at Fairchild R&D in 1964, when the restricted number of leads available on circular transistor-style packages became a limitation in the use of integrated circuits. Increasingly complex circuits required more signal and power supply leads ; eventually microprocessors and similar complex devices required more leads than could be put on a DIP package, leading to development of higher-density chip carriers. Furthermore, square and rectangular packages made it easier to route printed-circuit traces beneath the packages.

The JEDEC Solid State Technology Association is an independent semiconductor engineering trade organization and standardization body headquartered in Arlington County, Virginia, United States.

<span class="mw-page-title-main">7400-series integrated circuits</span> Series of transistor–transistor logic integrated circuits

The 7400 series of integrated circuits (ICs) are a popular logic family of transistor–transistor logic (TTL) logic chips.

Pro Electron or EECA is the European type designation and registration system for active components.

<span class="mw-page-title-main">Small outline integrated circuit</span> Surface mount variant of DIP

A small outline integrated circuit (SOIC) is a surface-mounted integrated circuit (IC) package which occupies an area about 30–50% less than an equivalent dual in-line package (DIP), with a typical thickness being 70% less. They are generally available in the same pin-outs as their counterpart DIP ICs. The convention for naming the package is SOIC or SO followed by the number of pins. For example, a 14-pin 4011 would be housed in an SOIC-14 or SO-14 package.

<span class="mw-page-title-main">TO-92</span> Small and cheap semiconductor package often used for transistors

The TO-92 is a widely used style of semiconductor package mainly used for transistors. The case is often made of epoxy or plastic, and offers compact size at a very low cost.

<span class="mw-page-title-main">TO-220</span> Power semiconductor through-hole package

The TO-220 is a style of electronic package used for high-powered, through-hole components with 0.1 inches (2.54 mm) pin spacing. The "TO" designation stands for "transistor outline". TO-220 packages have three leads. Similar packages with two, four, five or seven leads are also manufactured. A notable characteristic is a metal tab with a hole, used in mounting the case to a heatsink, allowing the component to dissipate more heat than one constructed in a TO-92 case. Common TO-220-packaged components include discrete semiconductors such as transistors and silicon-controlled rectifiers, as well as integrated circuits.

<span class="mw-page-title-main">TO-3</span> Metal can semiconductor package for power semiconductors

In electronics, TO-3 is a designation for a standardized metal semiconductor package used for power semiconductors, including transistors, silicon controlled rectifiers, and, integrated circuits. TO stands for "Transistor Outline" and relates to a series of technical drawings produced by JEDEC.

<span class="mw-page-title-main">2N2222</span> Common NPN bipolar junction transistor

The 2N2222 is a common NPN bipolar junction transistor (BJT) used for general purpose low-power amplifying or switching applications. It is designed for low to medium current, low power, medium voltage, and can operate at moderately high speeds. It was originally made in the TO-18 metal can as shown in the picture.

<span class="mw-page-title-main">BC548</span>

The BC548 is a general-purpose NPN bipolar junction transistor commonly used in European and American electronic equipment. It is notably often the first type of bipolar transistor hobbyists encounter and is often featured in designs in hobby electronics magazines where a general-purpose transistor is required. The BC548 is low in cost and widely available.

<span class="mw-page-title-main">TO-18</span>

In electronics, TO-18 is a designation for a style of transistor metal case. The case is more expensive than the similarly sized plastic TO-92 package. The name is from JEDEC, signifying Transistor Outline Package, Case Style 18.

<span class="mw-page-title-main">DO-204</span>

DO-204 is a family of diode semiconductor packages defined by JEDEC. This family comprises lead-mounted axial devices with round leads. Generally a diode will have a line painted near the cathode end.

<span class="mw-page-title-main">TO-263</span> Surface mount power semiconductror package

The Double Decawatt Package, D2PAK, SOT404 or DDPAK, standardized as TO-263, refers to a semiconductor package type intended for surface mounting on circuit boards. The TO-263 is designed by Motorola. They are similar to the earlier TO-220-style packages intended for high power dissipation but lack the extended metal tab and mounting hole, while representing a larger version of the TO-252, also known as DPAK, SMT package. As with all SMT packages, the pins on a D2PAK are bent to lie against the PCB surface. The TO-263 can have 3 to 7 terminals.

<span class="mw-page-title-main">Chip carrier</span> Surface mount technology package for integrated circuits

In electronics, a chip carrier is one of several kinds of surface-mount technology packages for integrated circuits. Connections are made on all four edges of a square package; compared to the internal cavity for mounting the integrated circuit, the package overall size is large.

<span class="mw-page-title-main">TO-5</span>

In electronics, TO-5 is a designation for a standardized metal semiconductor package used for transistors and some integrated circuits. The TO element stands for "transistor outline" and refers to a series of technical drawings produced by JEDEC. The first commercial silicon transistors, the 2N696 and 2N697 from Fairchild Semiconductor, came in a TO-5 package.

<span class="mw-page-title-main">TO-126</span>

TO-126 is a type of semiconductor package for devices with three pins, such as transistors. The package is rectangular with a hole in the middle to allow for easy mounting to a board or a heat sink. On one side of the package typically a metal sheet is exposed, with the transistor die bonded to the other side of the metal sheet inside the package. This allows for an efficient heat transfer from the transistor die to an external heat sink but also implies that the metal sheet is electrically connected to the die.

<span class="mw-page-title-main">TO-252</span>

TO-252, also known as DPAK or Decawatt Package, is a semiconductor package developed by Motorola for surface mounting on circuit boards. It represents a surface-mount variant of TO-251 package, and smaller variant of the D2PAK package. It is often used for high-power MOSFETs and voltage regulators.

<span class="mw-page-title-main">TO-8</span>

In electronics, TO-8 is a designation for a standardized metal semiconductor package. TO in TO-8 stands for "transistor outline" and refers to a series of technical drawings produced by JEDEC. The TO-8 package is noticeably larger than the more common TO-5 package. While originally designed for medium power transistors such as the 2N1483 series or the AD136, it is more commonly used for integrated circuits and sensors.

References

  1. TO-66 package details (PDF), Central Semiconductor Corp., 2008, retrieved 2013-12-09
  2. "TO-66 Package". EESemi.com. Retrieved 8 February 2019.
  3. 1 2 "Mullard Technical Handbook Book 1 Part 1" (PDF). Mullard. 1974. p. 142. Retrieved 2021-06-14.
  4. "TO-123" (PDF). JEDEC. Archived from the original (PDF) on 2016-04-10. Retrieved 2021-06-28.
  5. "TO-124" (PDF). JEDEC. Archived from the original (PDF) on 2016-04-05. Retrieved 2021-06-28.
  6. 1 2 "Flange Mounted Header Family 0.200 Pin Spacing". JEDEC Publication No. 95 (PDF). JEDEC. September 1976. pp. 200–201. Retrieved 2021-07-13.
  7. "Semiconductors" (PDF). Pro Electron. 1978. p. 215. Retrieved 2021-06-17.
  8. "EIAJ ED-7500A Standards for the Dimensions of Semiconductor Devices" (PDF). JEITA. 1996. Retrieved 2021-06-14.
  9. "ГОСТ 18472—88 ПРИБОРЫ ПОЛУПРОВОДНИКОВЫЕ - Основные размеры" [GOST 18472—88 Semiconductor devices - basic dimensions](PDF) (in Russian). Rosstandart. 1988. p. 41. Retrieved 2021-06-17.
  10. "ПРИБОРЫ ПОЛУПРОВОДНИКОВЫЕ - Основные размеры" [Semiconductor devices - basic dimensions](PDF) (in Russian). Rosstandart. 2017. pp. 50–51. Retrieved 2021-06-17.
  11. 1 2 "TGL 26713/11: Gehäuse für Halbleiterbauelemente - Bauform L" (PDF) (in German). Leipzig: Verlag für Standardisierung. June 1988. Retrieved 2021-06-15.