Tabula, Inc.

Last updated
Tabula, Inc.
Company typePrivate
IndustrySemiconductors
Founded2003
Founder Steve Teig
Defunct2015
Headquarters,
USA
Key people
Dennis Segers (CEO), Steve Teig (CTO)
Products Three-dimensional integrated circuit (3-D FPGA)
Number of employees
>100
Website www.tabula.com

Tabula, Inc., was an American fabless semiconductor company based in Santa Clara, California. [1] Founded in 2003 by Steve Teig (ex-CTO of Cadence), it raised $215 million in venture funding. The company designed and built three dimensional field programmable gate arrays (3-D FPGAs) and ranked third on the Wall Street Journal's annual "Next Big Thing" list in 2012. [2]

Contents

Products

Tabula developed ABAX, a family of three-dimensional integrated circuits. The company's field-programmable gate array (FPGA) chips were marketed as 3-D programmable logic devices or 3PLDs. The chips have 220-630 thousand 4-input lookup table (LUT) from the user point of view and are capable of working at 1.6 GHz physical clock speed. They also contain up to 1280 digital signal processing (DSP) blocks with 18x18 multipliers with pre-adder; up to 920 GPIO pins and 48 SerDes channels (up to 6.5 Gbit/s). ABAX are produced using 40 nm TSMC process and packaged in flip-chip packages with 1936 or 1156 pins.[ citation needed ]

Internally, ABAX chips use high-frequency (1.6 GHz) reconfiguration between up to 8 config states, named folds, to emulate a high number of FPGA-resources. If all 8 folds are used to get maximum LUT capacity, user visible clock speed will be 200 MHz; for 4 folds capacity is halved but frequency is doubled and so on. [3]

Volume price of ABAX chips was planned in 2012 to be in the range of 100-200 USD. [3]

Tabula also offered some network solutions, such as: 100 or 40 Gb Ethernet to Interlaken bridges; high-speed packet search engines; and multiport 10 gigabit Ethernet processors (which could be used as switch, router, or programmable NIC).[ citation needed ]

In February 2012, Tabula confirmed it would use 22-nm manufacturing process on Intel's Factories. [4] [5] As of July 2013, only 5 companies were allowed to use Intel's manufacturing process: Achronix; Tabula; Netronome; Microsemi; and Altera. [6]

Spacetime was a product of Tabula that possibly went beyond the abilities of FPGAs. The company said that Spacetime represented two spatial dimensions and one time dimension as a unified 3D framework. According to Tabula, this appeared to be a simplification that might deliver in production a new category of programmable devices (“3PLDs”) that are denser, faster, and more capable than FPGAs, yet still accompanied by software that automatically maps traditional RTL onto these novel fabrics.[ citation needed ]

On 24 March 2015, Tabula officially shut down. [7]

See also

Related Research Articles

<span class="mw-page-title-main">Field-programmable gate array</span> Array of logic gates that are reprogrammable

A field-programmable gate array (FPGA) is a type of configurable integrated circuit that can be programmed or reprogrammed after manufacturing. FPGAs are part of a broader set of logic devices referred to as programmable logic devices (PLDs). They consist of an array of programmable logic blocks and interconnects that can be configured to perform various digital functions. FPGAs are commonly used in applications where flexibility, speed, and parallel processing capabilities are required, such as in telecommunications, automotive, aerospace, and industrial sectors.

<span class="mw-page-title-main">Application-specific integrated circuit</span> Integrated circuit customized for a specific task

An application-specific integrated circuit is an integrated circuit (IC) chip customized for a particular use, rather than intended for general-purpose use, such as a chip designed to run in a digital voice recorder or a high-efficiency video codec. Application-specific standard product chips are intermediate between ASICs and industry standard integrated circuits like the 7400 series or the 4000 series. ASIC chips are typically fabricated using metal–oxide–semiconductor (MOS) technology, as MOS integrated circuit chips.

Atmel Corporation was a creator and manufacturer of semiconductors before being subsumed by Microchip Technology in 2016. Atmel was founded in 1984. The company focused on embedded systems built around microcontrollers. Its products included microcontrollers radio-frequency (RF) devices including Wi-Fi, EEPROM, and flash memory devices, symmetric and asymmetric security chips, touch sensors and controllers, and application-specific products. Atmel supplies its devices as standard products, application-specific integrated circuits (ASICs), or application-specific standard product (ASSPs) depending on the requirements of its customers.

<span class="mw-page-title-main">Network interface controller</span> Hardware component that connects a computer to a network

A network interface controller is a computer hardware component that connects a computer to a computer network.

In electronics, pin-compatible devices are electronic components, generally integrated circuits or expansion cards, sharing a common footprint and with the same functions assigned or usable on the same pins. Pin compatibility is a property desired by systems integrators as it allows a product to be updated without redesigning printed circuit boards, which can reduce costs and decrease time to market.

<span class="mw-page-title-main">Altera</span> U.S. information technology company

Altera Corporation is a manufacturer of programmable logic devices (PLDs) headquartered in San Jose, California. It was founded in 1983 and acquired by Intel in 2015 before becoming independent once again in 2024 as a company focused primarily on Field-Programmable Gate Array (FPGA) technology and system on a chip FPGAs.

<span class="mw-page-title-main">Xilinx</span> American technology company

Xilinx, Inc. was an American technology and semiconductor company that primarily supplied programmable logic devices. The company is known for inventing the first commercially viable field-programmable gate array (FPGA). It also created the first fabless manufacturing model.

In electronic design, a semiconductor intellectual property core, IP core or IP block is a reusable unit of logic, cell, or integrated circuit layout design that is the intellectual property of one party. IP cores can be licensed to another party or owned and used by a single party. The term comes from the licensing of the patent or source code copyright that exists in the design. Designers of system on chip (SoC), application-specific integrated circuits (ASIC) and systems of field-programmable gate array (FPGA) logic can use IP cores as building blocks.

The PowerPC 400 family is a line of 32-bit embedded RISC processor cores based on the PowerPC or Power ISA instruction set architectures. The cores are designed to fit inside specialized applications ranging from system-on-a-chip (SoC) microcontrollers, network appliances, application-specific integrated circuits (ASICs) and field-programmable gate arrays (FPGAs) to set-top boxes, storage devices and supercomputers.

The transistor count is the number of transistors in an electronic device. It is the most common measure of integrated circuit complexity. The rate at which MOS transistor counts have increased generally follows Moore's law, which observes that transistor count doubles approximately every two years. However, being directly proportional to the area of a chip, transistor count does not represent how advanced the corresponding manufacturing technology is: a better indication of this is transistor density.

Interlaken is a royalty-free interconnect protocol.

Picochip was a venture-backed fabless semiconductor company based in Bath, England, founded in 2000. In January 2012 Picochip was acquired by Mindspeed Technologies, Inc and subsequently by Intel.

<span class="mw-page-title-main">EASIC</span>

eASIC is a fabless semiconductor company offering new ASIC devices used in the production of customized silicon devices.

Computing with Memory refers to computing platforms where function response is stored in memory array, either one or two-dimensional, in the form of lookup tables (LUTs) and functions are evaluated by retrieving the values from the LUTs. These computing platforms can follow either a purely spatial computing model, as in field-programmable gate array (FPGA), or a temporal computing model, where a function is evaluated across multiple clock cycles. The latter approach aims at reducing the overhead of programmable interconnect in FPGA by folding interconnect resources inside a computing element. It uses dense two-dimensional memory arrays to store large multiple-input multiple-output LUTs. Computing with Memory differs from Computing in Memory or processor-in-memory (PIM) concepts, widely investigated in the context of integrating a processor and memory on the same chip to reduce memory latency and increase bandwidth. These architectures seek to reduce the distance the data travels between the processor and the memory. The Berkeley IRAM project is one notable contribution in the area of PIM architectures.

Rockchip is a Chinese fabless semiconductor company based in Fuzhou, Fujian province. Rockchip has been providing SoC products for tablets & PCs, streaming media TV boxes, AI audio & vision, IoT hardware since founded in 2001. It has offices in Shanghai, Beijing, Shenzhen, Hangzhou and Hong Kong. It designs system on a chip (SoC) products, using the ARM architecture licensed from ARM Holdings for the majority of its projects.

Bonnell is a CPU microarchitecture used by Intel Atom processors which can execute up to two instructions per cycle. Like many other x86 microprocessors, it translates x86 instructions into simpler internal operations prior to execution. The majority of instructions produce one micro-op when translated, with around 4% of instructions used in typical programs producing multiple micro-ops. The number of instructions that produce more than one micro-op is significantly fewer than the P6 and NetBurst microarchitectures. In the Bonnell microarchitecture, internal micro-ops can contain both a memory load and a memory store in connection with an ALU operation, thus being more similar to the x86 level and more powerful than the micro-ops used in previous designs. This enables relatively good performance with only two integer ALUs, and without any instruction reordering, speculative execution or register renaming. A side effect of having no speculative execution is invulnerability against Meltdown and Spectre.

Virtex is the flagship family of FPGA products currently developed by AMD, originally Xilinx before being acquired by the former. Other current product lines include Kintex (mid-range) and Artix (low-cost), each including configurations and models optimized for different applications. In addition, AMD offers the Spartan low-cost series, which continues to be updated and is nearing production utilizing the same underlying architecture and process node as the larger 7-series devices.

Achronix Semiconductor Corporation is an American fabless semiconductor company based in Santa Clara, California with an additional R&D facility in Bangalore, India, and an additional sales office in Shenzhen, China. Achronix is a diversified fabless semiconductor company that sells FPGA products, embedded FPGA (eFPGA) products, system-level products and supporting design tools. Achronix was founded in 2004 in Ithaca, New York based on technology licensed from Cornell University. In 2006, Achronix moved its headquarters to Silicon Valley.

Steve Teig is an American business leader, currently serving as the Chief Executive Officer of Perceive.

In computing, a logic block or configurable logic block (CLB) is a fundamental building block of field-programmable gate array (FPGA) technology. Logic blocks can be configured by the engineer to provide reconfigurable logic gates.

References

  1. "Business is King Among 'Next Big Thing' Start-Ups". Venture Capital Dispatch. 27 September 2012. Retrieved 1 October 2012.
  2. Cromwell Schubarth (26 September 2012). "Here's 30 Bay Area startups pegged as 'Next Big Thing'". Business Journal. Retrieved 1 October 2012.
  3. 1 2 Tom R. Halfhill (2010-03-29). "Tabula's Time Machine. Rapidly reconfigurable chips will challenge conventional FPGAs" (PDF). Microprocessor Report #3 2010. Archived from the original (PDF) on 2011-04-10.
  4. Don Clark (2012-02-20). "Startup Tabula Turns to Intel As Manufacturing Partner". WSJ Blogs.
  5. Clive Maxfield (2012-02-21). "Tabula's next-gen FPGAs to use Intel's 22nm process featuring 3-D tri-gate transistors". EETimes. Archived from the original on 2012-02-24.
  6. Rogoway, Mike (2013-07-27). Intel dabbles in contract manufacturing, weighing tradeoffs. The Oregonian, July 27, 2013. Retrieved from http://www.oregonlive.com/silicon-forest/index.ssf/2013/07/intel_dabbles_in_contract_manu.html.
  7. Donato-Weinstein, Nathan (2015-02-11). Tabula to shut down; 120 jobs lost at fabless chip company. Silicon Valley Business Journal, 11 February 2015. Retrieved from https://www.bizjournals.com/sanjose/news/2015/02/11/tabula-to-shut-down-120-jobs-lost-at-fabless-chip.html.