OpenCores

Last updated

OpenCores logo.png

OpenCores is a community developing digital open-source hardware through electronic design automation (EDA), with a similar ethos to the free software movement. OpenCores hopes to eliminate redundant design work and significantly reduce development costs. A number of companies have been reported as adopting OpenCores IP in chips, [1] [2] or as adjuncts to EDA tools. [3] [4] OpenCores is also sometimes cited as an example of open source in the electronics hardware community. [5]

Contents

OpenCores has always been a commercially owned organization. In 2015, its core active users established the independent Free and Open Source Silicon Foundation (FOSSi Foundation), and created another directory on the librecores.org [6] website as the basis for all future development, independent of commercial control. It has been shut down to redirect to a post on the FOSSi Foundation website seven years later in favor of a simple web search, reasoning that "free and open source silicon is no longer a dream". [7]

History

Damjan Lampret, one of the founders of OpenCores, stated on his website that it began in 1999. [8] The new website and its objectives were reported publicly by EE Times in 2000 [9] and CNET News in 2001. [10] Through the following years it was supported by advertising and sponsorship, including by Flextronics. [1]

In mid-2007 an appeal was put out for a new backer. [11] . That November, Swedish design house ORSoC AB [12] agreed to take over maintenance of the OpenCores website. [13]

EE Times reported in late 2008 that OpenCores had passed the 20,000 subscriber mark. [14] In October 2010 it reached 95,000 registered users and had approximately 800 projects. In July 2012 it reached 150,000 registered users.

During 2015, ORSoC AB formed a joint venture with KNCMiner AB to develop bitcoin mining machines. As this became the primary focus of the business, they were able to spend less time with the opencores.org project. In response to the growing lack of commitment, the core OpenRISC development team set up the Free and Open Source Silicon Foundation (FOSSi), and registered the librecores.org website as the basis for all future development, independent of commercial control. [15]

Licensing

In the absence of a widely accepted open source hardware license, the components produced by the OpenCores initiative use several different software licenses. The most common is the GNU LGPL, which states that any modifications to a component must be shared with the community, while one can still use it together with proprietary components. The less restrictive 3-clause BSD license is also used in some hardware projects, while the GNU GPL is often used for software components, such as models and firmware.

The OpenCores library

The library will consist of design elements from central processing units, memory controllers, peripherals, motherboards, and other components. Emerging semiconductor manufacturers could use the information and license designs for free.

The emphasis is on digital modules called "cores", commonly known as IP Cores. The components are used for creating both custom integrated circuits (ASICs) and FPGAs.

The cores are implemented in the hardware description languages Verilog, VHDL or SystemC, which may be synthesized to either silicon or gate arrays.

The project aims at using a common non-proprietary system bus named Wishbone, and most components are nowadays adapted to this bus.

Among the components created by OpenCores contributors are:

OpenRISC ASIC

In April 2011 OpenCores opened donations [18] for a new project to develop a complete system on a chip design based on the OpenRISC processor and implement it into an ASIC-component. OpenCores affiliated with OpenCores,[ clarification needed ] for example OpenSPARC and LEON.

See also

Related Research Articles

<span class="mw-page-title-main">Field-programmable gate array</span> Array of logic gates that are reprogrammable

A field-programmable gate array (FPGA) is an integrated circuit designed to be configured after manufacturing. The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC). Circuit diagrams were previously used to specify the configuration, but this is increasingly rare due to the advent of electronic design automation tools.

<span class="mw-page-title-main">MIPS Technologies</span> American fabless semiconductor design company

<span class="mw-page-title-main">System on a chip</span> Micro-electronic component

A system on a chip or system-on-chip is an integrated circuit that integrates most or all components of a computer or other electronic system. These components almost always include on-chip central processing unit (CPU), memory interfaces, input/output devices, input/output interfaces, and secondary storage interfaces, often alongside other components such as radio modems and a graphics processing unit (GPU) – all on a single substrate or microchip. SoCs may contain digital, and also analog, mixed-signal, and often radio frequency signal processing functions.

<span class="mw-page-title-main">Application-specific integrated circuit</span> Integrated circuit customized for a specific task

An application-specific integrated circuit is an integrated circuit (IC) chip customized for a particular use, rather than intended for general-purpose use, such as a chip designed to run in a digital voice recorder or a high-efficiency video codec. Application-specific standard product chips are intermediate between ASICs and industry standard integrated circuits like the 7400 series or the 4000 series. ASIC chips are typically fabricated using metal–oxide–semiconductor (MOS) technology, as MOS integrated circuit chips.

OpenRISC is a project to develop a series of open-source hardware based central processing units (CPUs) on established reduced instruction set computer (RISC) principles. It includes an instruction set architecture (ISA) using an open-source license. It is the original flagship project of the OpenCores community.

<span class="mw-page-title-main">Synopsys</span> American software company

Synopsys is an American electronic design automation (EDA) company headquartered in Sunnyvale, California that focuses on silicon design and verification, silicon intellectual property and software security and quality. Synopsys supplies tools and services to the semiconductor design and manufacturing industry. Products include tools for logic synthesis and physical design of integrated circuits, simulators for development, and debugging environments that assist in the design of the logic for chips and computer systems. As of 2023, the company is a component of both the Nasdaq-100 and S&P 500 indices.

<span class="mw-page-title-main">Altera</span> U.S. information technology company

Altera Corporation was a manufacturer of programmable logic devices (PLDs) headquartered in San Jose, California. It was founded in 1983 and acquired by Intel in 2015.

LEON is a radiation-tolerant 32-bit central processing unit (CPU) microprocessor core that implements the SPARC V8 instruction set architecture (ISA) developed by Sun Microsystems. It was originally designed by the European Space Research and Technology Centre (ESTEC), part of the European Space Agency (ESA), without any involvement by Sun. Later versions have been designed by Gaisler Research, under a variety of owners. It is described in synthesizable VHSIC Hardware Description Language (VHDL). LEON has a dual license model: An GNU Lesser General Public License (LGPL) and GNU General Public License (GPL) free and open-source software (FOSS) license that can be used without licensing fee, or a proprietary license that can be purchased for integration in a proprietary product. The core is configurable through VHDL generics, and is used in system on a chip (SOC) designs both in research and commercial settings.

VLSI Technology, Inc., was an American company that designed and manufactured custom and semi-custom integrated circuits (ICs). The company was based in Silicon Valley, with headquarters at 1109 McKay Drive in San Jose. Along with LSI Logic, VLSI Technology defined the leading edge of the application-specific integrated circuit (ASIC) business, which accelerated the push of powerful embedded systems into affordable products.

In electronic design, a semiconductor intellectual property core, IP core, or IP block is a reusable unit of logic, cell, or integrated circuit layout design that is the intellectual property of one party. IP cores can be licensed to another party or owned and used by a single party. The term comes from the licensing of the patent or source code copyright that exists in the design. Designers of application-specific integrated circuits (ASIC) and systems of field-programmable gate array (FPGA) logic can use IP cores as building blocks.

<span class="mw-page-title-main">Open Graphics Project</span>

The Open Graphics Project (OGP) was founded with the goal to design an open-source hardware / open architecture and standard for graphics cards, primarily targeting free software / open-source operating systems. The project created a reprogrammable development and prototyping board and had aimed to eventually produce a full-featured and competitive end-user graphics card.

C to HDL tools convert C language or C-like computer code into a hardware description language (HDL) such as VHDL or Verilog. The converted code can then be synthesized and translated into a hardware device such as a field-programmable gate array. Compared to software, equivalent designs in hardware consume less power and execute faster with lower latency, more parallelism and higher throughput. However, system design and functional verification in a hardware description language can be tedious and time-consuming, so systems engineers often write critical modules in HDL and other modules in a high-level language and synthesize these into HDL through C to HDL or high-level synthesis tools.

<span class="mw-page-title-main">OpenRISC 1200</span> Open source microprocessor

The OpenRISC 1200 (OR1200) is an implementation of the open source OpenRISC 1000 RISC architecture.

<span class="mw-page-title-main">Verilator</span>

Verilator is a free and open-source software tool which converts Verilog to a cycle-accurate behavioral model in C++ or SystemC. The generated models are cycle-accurate and 2-state; as a consequence, the models typically offer higher performance than the more widely used event-driven simulators, which can model behavior within the clock cycle. Verilator is now used within academic research, open source projects and for commercial semiconductor development. It is part of the growing body of free EDA software.

OVPsim is a multiprocessor platform emulator used to run unchanged production binaries of the target hardware. It has public APIs allowing users to create their own processor, peripheral and platform models. Various models are available as open source. OVPsim is a key component of the Open Virtual Platforms initiative (OVP), an organization created to promote the use of open virtual platforms for embedded software development. OVPsim requires OVP registration to download.

RISC-V is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles. Unlike most other ISA designs, RISC-V is provided under royalty-free open-source licenses. A number of companies are offering or have announced RISC-V hardware; open source operating systems with RISC-V support are available, and the instruction set is supported in several popular software toolchains.

The Free and Open Source Silicon Foundation is a non-profit foundation with the mission to promote and assist free and open digital hardware designs and their related ecosystems. It was set up by the core OpenRISC development team in response to decreasing support from the commercial owners of the opencores.org website. The main sponsor of the FOSSi Foundation is Google and past sponsors included Cadence Design Systems and Embecosm. The FOSSi Foundation should not be confused with the Free Silicon Foundation.

<span class="mw-page-title-main">Andes Technology</span>

Andes Technology Corporation is a Taiwanese supplier of 32/64-bit embedded CPU cores and a founding Premier member of RISC-V International Association. It focuses on the embedded market and delivers CPU cores with integrated development environment and associated software and hardware for SoC development. Andes is ranked the fifth IP company in the world. More than 5 billion units of SoC embedded with AndesCore have shipped (2019).

Libre-SOC is a libre soft processor core originally written by Luke Leighton and other contributors, announced at the OpenPOWER Summit NA 2020. It adheres to the Power ISA 3.0 instruction set and can be run on FPGA boards, currently booting MicroPython and other bare-metal applications.

References

  1. 1 2 Andrew Orlowski, "Flextronics demos open source chips", The Register, 12 December 2003,
  2. ↑ Rick Merritt, "Vivace plans to release HD media processors", EE Times India (online edition), 20 April 2006 Archived 7 January 2015 at the Wayback Machine
  3. ↑ Dylan McGrath, "Firm packages OpenCores IP with EDA tool", EE Times (online edition), 9 January 2006
  4. ↑ "OVP Simulator Smashes SystemC TLM-2.0 Performance Barrier", EDA Cafe, 5 February 2009
  5. ↑ Richard Goering, "Doors 'open' to hardware", EE Times (online edition), 6 June 2005
  6. ↑ librecores.org
  7. ↑ Philipp Wagner, "Mission accomplished! LibreCores is closing down", 19 October 2022
  8. ↑ "Home". lampret.com.
  9. ↑ Peter Clarke, "Free 32-bit processor core hits the Net", EE Times, 28 February 2000
  10. ↑ John G Spooner, "Open-source credo moves to chip design", CNET News, 27 March 2001
  11. ↑ Peter Clarke, "OpenCores website, brand up for sale", EE Times Europe (online edition), 25 June 2007
  12. ↑ ORSoC AB
  13. ↑ Peter Clarke, "Swedish design house agrees to maintain OpenCores", EE Times Europe (online edition), 28 November 2007
  14. ↑ Anne-Francoise Pele, "OpenCores records 20,000 users", EE Times Europe (online edition), 28 October 2008
  15. ↑ Announcement of FOSSi at ORConf2015, CERN, Genva. schedule Archived 8 April 2016 at the Wayback Machine and video
  16. ↑ risc16f84 https://opencores.org/projects/risc16f84
  17. ↑ zet86 https://opencores.org/projects/zet86
  18. ↑ Call for OpenRISC ASIC donations, 30 April 2011 Archived 1 May 2011 at the Wayback Machine
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.