Vivado

Last updated
Vivado Design Suite
Original author(s) Xilinx
Developer(s) AMD
Initial releaseApril 2012;11 years ago (2012-04) [1]
Stable release
2023.1.1 [2] / June 21, 2023;4 months ago (2023-06-21) [3]
Written in C++
Operating system Microsoft Windows, Linux
Available in English
Type EDA
License WebPACK Edition: no-cost for selected (smaller) devices [4]
Other editions: commercial
Website https://www.xilinx.com/products/design-tools/vivado.html

Vivado Design Suite is a software suite for synthesis and analysis of hardware description language (HDL) designs, superseding Xilinx ISE with additional features for system on a chip development and high-level synthesis. [1] [5] [6] [7] Vivado represents a ground-up rewrite and re-thinking of the entire design flow (compared to ISE). [8] [9] [10]

Contents

Like the later versions of ISE, Vivado includes the in-built logic simulator. [11] Vivado also introduces high-level synthesis, with a toolchain that converts C code into programmable logic. [6]

Replacing the 15 year old ISE with Vivado Design Suite took 1000 man-years and cost US$200 million. [12]

Features

Vivado was introduced in April 2012, [1] and is an integrated design environment (IDE) with system-to-IC level tools built on a shared scalable data model and a common debug environment. Vivado includes electronic system level (ESL) design tools for synthesizing and verifying C-based algorithmic IP; standards based packaging of both algorithmic and RTL IP for reuse; standards based IP stitching and systems integration of all types of system building blocks; and the verification of blocks and systems. [13] A free version WebPACK Edition of Vivado provides designers with a limited version of the design environment. [14]

Components

The Vivado High-Level Synthesis compiler enables C, C++ and SystemC programs to be directly targeted into Xilinx devices without the need to manually create RTL. [15] [16] [17] Vivado HLS is widely reviewed to increase developer productivity, and is confirmed to support C++ classes, templates, functions and operator overloading. [18] [16] Vivado 2014.1 introduced support for automatically converting OpenCL kernels to IP for Xilinx devices. [19] [16] OpenCL kernels are programs that execute across various CPU, GPU and FPGA platforms. [16] [19]

The Vivado Simulator is a component of the Vivado Design Suite. It is a compiled-language simulator that supports mixed-language, Tcl scripts, encrypted IP and enhanced verification.

The Vivado IP Integrator allows engineers to quickly integrate and configure IP from the large Xilinx IP library. The Integrator is also tuned for MathWorks Simulink designs built with Xilinx's System Generator and Vivado High-Level Synthesis. [20]

The Vivado Tcl Store is a scripting system for developing add-ons to Vivado, and can be used to add and modify Vivado's capabilities. [19] Tcl is the scripting language on which Vivado itself is based. [19] All of Vivado's underlying functions can be invoked and controlled via Tcl scripts. [19]

Device support

Vivado supports Xilinx's 7-series and all the newer devices (UltraScale and UltraScale+ series). [3] For development targeting older Xilinx's devices and CPLDs, the already discontinued Xilinx ISE has to be used.

See also

Related Research Articles

<span class="mw-page-title-main">Field-programmable gate array</span> Array of logic gates that are reprogrammable

A field-programmable gate array (FPGA) is a type of integrated circuit that can be programmed or reprogrammed after manufacturing. It consists of an array of programmable logic block and interconnects that can be configured to perform various digital functions. FPGAs are commonly used in applications where flexibility, speed, and parallel processing capabilities are required, such as in telecommunications, automotive, aerospace, and industrial sectors.

In computer engineering, a hardware description language (HDL) is a specialized computer language used to describe the structure and behavior of electronic circuits, and most commonly, digital logic circuits.

<span class="mw-page-title-main">System on a chip</span> Micro-electronic component

A system on a chip or system-on-chip is an integrated circuit that integrates most or all components of a computer or other electronic system. These components almost always include on-chip central processing unit (CPU), memory interfaces, input/output devices and interfaces, and secondary storage interfaces, often alongside other components such as radio modems and a graphics processing unit (GPU) – all on a single substrate or microchip. SoCs may contain digital and also analog, mixed-signal and often radio frequency signal processing functions.

<span class="mw-page-title-main">Application-specific integrated circuit</span> Integrated circuit customized for a specific task

An application-specific integrated circuit is an integrated circuit (IC) chip customized for a particular use, rather than intended for general-purpose use, such as a chip designed to run in a digital voice recorder or a high-efficiency video codec. Application-specific standard product chips are intermediate between ASICs and industry standard integrated circuits like the 7400 series or the 4000 series. ASIC chips are typically fabricated using metal–oxide–semiconductor (MOS) technology, as MOS integrated circuit chips.

Reconfigurable computing is a computer architecture combining some of the flexibility of software with the high performance of hardware by processing with very flexible high speed computing fabrics like field-programmable gate arrays (FPGAs). The principal difference when compared to using ordinary microprocessors is the ability to make substantial changes to the datapath itself in addition to the control flow. On the other hand, the main difference from custom hardware, i.e. application-specific integrated circuits (ASICs) is the possibility to adapt the hardware during runtime by "loading" a new circuit on the reconfigurable fabric.

<span class="mw-page-title-main">Mentor Graphics</span> Electronic design automation company

Mentor Graphics Corporation was a US-based electronic design automation (EDA) multinational corporation for electrical engineering and electronics, headquartered in Wilsonville, Oregon. Founded in 1981, the company distributed products that assist in electronic design automation, simulation tools for analog mixed-signal design, VPN solutions, and fluid dynamics and heat transfer tools. The company leveraged Apollo Computer workstations to differentiate itself within the computer-aided engineering (CAE) market with its software and hardware.

<span class="mw-page-title-main">Advanced Boolean Expression Language</span>

The Advanced Boolean Expression Language (ABEL) is an obsolete hardware description language (HDL) and an associated set of design tools for programming programmable logic devices (PLDs). It was created in 1983 by Data I/O Corporation, in Redmond, Washington.

<span class="mw-page-title-main">Altera</span> U.S. information technology company

Altera Corporation was a manufacturer of programmable logic devices (PLDs) headquartered in San Jose, California. It was founded in 1983 and acquired by Intel in 2015.

<span class="mw-page-title-main">Xilinx</span> American technology company

Xilinx, Inc. was an American technology and semiconductor company that primarily supplied programmable logic devices. The company is known for inventing the first commercially viable field-programmable gate array (FPGA) and creating the first fabless manufacturing model.

The MicroBlaze is a soft microprocessor core designed for Xilinx field-programmable gate arrays (FPGA). As a soft-core processor, MicroBlaze is implemented entirely in the general-purpose memory and logic fabric of Xilinx FPGAs.

Intel Quartus Prime is programmable logic device design software produced by Intel; prior to Intel's acquisition of Altera the tool was called Altera Quartus Prime, earlier Altera Quartus II. Quartus Prime enables analysis and synthesis of HDL designs, which enables the developer to compile their designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer. Quartus Prime includes an implementation of VHDL and Verilog for hardware description, visual editing of logic circuits, and vector waveform simulation.

Aldec, Inc. is a privately owned electronic design automation company based in Henderson, Nevada that provides software and hardware used in creation and verification of digital designs targeting FPGA and ASIC technologies.

ModelSim is a multi-language environment by Siemens for simulation of hardware description languages such as VHDL, Verilog and SystemC, and includes a built-in C debugger. ModelSim can be used independently, or in conjunction with Intel Quartus Prime, PSIM, Xilinx ISE or Xilinx Vivado. Simulation is performed using the graphical user interface (GUI), or automatically using scripts.

This page is a comparison of electronic design automation (EDA) software which is used today to design the near totality of electronic devices. Modern electronic devices are too complex to be designed without the help of a computer. Electronic devices may consist of integrated circuits (ICs), printed circuit boards (PCBs), field-programmable gate arrays (FPGAs) or a combination of them. Integrated circuits may consist of a combination of digital and analog circuits. These circuits can contain a combination of transistors, resistors, capacitors or specialized components such as analog neural networks, antennas or fuses.

<span class="mw-page-title-main">Xilinx ISE</span> Hardware design tool

Xilinx ISE is a discontinued software tool from Xilinx for synthesis and analysis of HDL designs, which primarily targets development of embedded firmware for Xilinx FPGA and CPLD integrated circuit (IC) product families. It was succeeded by Xilinx Vivado. Use of the last released edition from October 2013 continues for in-system programming of legacy hardware designs containing older FPGAs and CPLDs otherwise orphaned by the replacement design tool, Vivado Design Suite.

M-Labs is a company which develops, manufactures and sells open hardware devices and software. It is known for the Milkymist system-on-chip (SoC) which is a commercialized system-on-chip with free HDL source code.

Virtex is the flagship family of FPGA products currently developed by AMD, originally Xilinx before being acquired by the former. Other current product lines include Kintex (mid-range) and Artix (low-cost), each including configurations and models optimized for different applications. In addition, AMD offers the Spartan low-cost series, which continues to be updated and is nearing production utilizing the same underlying architecture and process node as the larger 7-series devices.

Verilog-to-Routing (VTR) is an open source CAD flow for FPGA devices. VTR's main purpose is to map a given circuit described in Verilog, a Hardware Description Language, on a given FPGA architecture for research and development purposes; the FPGA architecture targeted could be a novel architecture that a researcher wishes to explore, or it could be an existing commercial FPGA whose architecture has been captured in the VTR input format. The VTR project has many contributors, with lead collaborating universities being the University of Toronto, the University of New Brunswick, and the University of California, Berkeley. Additional contributors include Google, The University of Utah, Princeton University, Altera, Intel, Texas Instruments, and MIT Lincoln Lab.

iCE is the brand name used for a family of low-power field-programmable gate arrays (FPGAs) produced by Lattice Semiconductor. Parts in the family are marketed with the "world's smallest FPGA" tagline, and are intended for use in portable and battery-powered devices, where they would be used to offload tasks from the device's main processor or system on chip. By doing so, the main processor and its peripherals can enter a low-power state or be powered off entirely, potentially increasing battery life.

References

  1. 1 2 3 "Xilinx Inc, Form 8-K, Current Report, Filing Date Apr 25, 2012". secdatabase.com. Retrieved May 6, 2018.
  2. ↑ Vivado 2022.1 Release, Xilinx
  3. 1 2 Vivado Design Suite User Guide: Release Notes, Installation, and Licensing (UG973) (v2023.1), May 16, 2023, Xilinx
  4. ↑ "Vivado Design Suite Evaluation and WebPACK". Xilinx. n.d. Retrieved October 4, 2020.
  5. ↑ Morris, Kevi (2014-11-18). "FPGAs Cool Off the Datacenter, Xilinx Heats Up the Race". Electronic Engineering Journal.
  6. 1 2 "Xilinx and its Ecosystem Demonstrate All Programmable and Smarter Vision Solutions at ISE 2015". SAN JOSE. 2015-02-04.
  7. ↑ "Xilinx Vivado Design Suite Now Available in WebPACK Edition". SAN JOSE: Design & Reuse. 2012-12-19.
  8. ↑ Morris, Kevin (2014-02-25). "Xilinx vs. Altera, Calling the Action in the Greatest Semiconductor Rivalry". Electronic Engineering Journal.
  9. ↑ Vivado Design Suite, Xilinx Website
  10. ↑ Vivado Design Suite, First version released in 2012, Xilinx Downloads
  11. ↑ Xilinx, Inc. (November 17, 2021). Vivado Design Suite User Guide: Design Flows Overview (PDF) (Technical report). p. 49. UG892. The Vivado simulator, integrated into the Vivado IDE, allows you to simulate the design, add and view signals in the waveform viewer, and examine and debug the design as needed.
  12. ↑ Joselyn, Louise (2013-12-10). "The road to success is long and hard for eda start ups". New Electronics.
  13. ↑ EDN. "The Vivado Design Suite accelerates programmable systems integration and implementation by up to 4X." Jun 15, 2012. Retrieved Jun 25, 2013.
  14. ↑ Clive Maxfield, EE Times. "WebPACK edition of Xilinx Vivado Design Suite now available." Dec 20, 2012. Retrieved Jun 25, 2013.
  15. ↑ Xilinx Accelerates Productivity for Zynq-7000 All Programmable SoCs with the Vivado Design Suite 2014.3, SDK, and New UltraFast Embedded Design Methodology Guide, SAN JOSE, Oct. 8, 2014, Design & Reuse
  16. 1 2 3 4 "Vivado Design Suite 2014.1 Increases Productivity with Automation of UltraFast Design Methodology and OpenCL Hardware Acceleration". SAN JOSE: Market Watch. 2014-04-16.
  17. ↑ Maxfield, Clive (2013-07-26). "Free High-Level Synthesis Guide for S/W Engineers". EE Times.
  18. ↑ Wilson, Richard (2014-05-27). "How to make slow software run quicker". Electronics Weekly.
  19. 1 2 3 4 5 Morris, Kevin (2014-05-06). "Viva Vivado!, Xilinx Tunes-Up Tools". Electronic Engineering Journal.
  20. ↑ Wilson, Richard (2013-09-11). "Xilinx, MathWorks and National Instruments work on high-level FPGA design". Electronics Weekly.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.