Alchemy (processor)

Last updated

Alchemy is a family of ultra low power embedded microprocessors originally designed by Alchemy Semiconductor for communication and media devices. Alchemy processors are SoCs integrating a CPU core, a memory controller, and a varying set of peripherals. All members of the family use the Au1 CPU core implementing the MIPS32 instruction set by MIPS Technologies.

Contents

History

Alchemy Semiconductor was a fabless semiconductor company based in Austin, Texas. Founded in 1999 with a seed investment by Cadence Design Systems it licensed the 32-bit MIPS architecture to design, develop, and market high performance, ultra low power SoCs for the Internet Edge Device market. Peripherals were licensed from third parties. The founding team included former members of DEC's Austin Research and Design Center working on the StrongARM project, dissolved after DEC sold its microprocessors business to Intel. In May 2000 Alchemy Semiconductor became an independent company. [1]

Alchemy Semiconductor unveiled the first member of the family, the Au1000 processor, at the Embedded Processor Forum in San Jose, CA, on June 13, 2000, [2] [3] with limited customer sampling in February 2001 and availability in production quantities in Q2 of that year, followed in 2001 and 2002 by the Au1500 and Au1100.

In February 2002 AMD acquired Alchemy in order to compete with Intel's ARM-based XScale processors, successor to the StrongARM line. They expanded the family with the Au1550 Security Network Processor and the Au1200 processor optimized for PMP applications, as well as the Am1772 wireless chipset consisting of the Am1770 transceiver and Am1771 integrated baseband/MAC chips. In Summer 2006 AMD sold its Alchemy assets to Raza Microelectronics, later renamed RMI Corporation. This company introduced the Au1210 and Au1250, based on and pin-compatible with the Au1200, and finally in 2009 the Au1300 series integrating a graphics processor. RMI merged with NetLogic Microsystems in late 2009, [4] itself acquired by Broadcom Corporation in February 2012. [5] Broadcom continued to sell Alchemy processors, if only under long term availability obligations, until at least 2017.

Au1 CPU core

The Au1 CPU core designed by Alchemy implements the MIPS32 ISA Release 1 and supports the MIPS EJTAG interface. A floating-point unit is not present, FP instructions generate an exception and can be emulated by software. Code compression (MIPS16) and the optional Supervisor Mode were also omitted. Virtual address translation is TLB-based and relies on a fast exception handler rather than a hardware table walker. The core supports eight interrupt sources with prioritization by software. It has two low power modes where the clocks to all core units are stopped, one mode exempting the data cache to maintain cache coherency with the rest of the system.

Au1 is a scalar, in-order microarchitecture with a classic five stage RISC pipeline enhanced by several optimizations. It includes a 16 KiB, 4-way set associative instruction cache, a 16 KiB, 4-way, write-back, read-allocate data cache, a register file, a write buffer, and a 16/32-bit multiply-accumulate unit and 1 bit/cycle hardware divider. The cache supports prefetching by software, locking of cache lines, and a streaming mode. All pipeline stages complete in one cycle when data is available, and all pipeline hazards and dependencies are enforced by hardware interlocks. A few instructions require multiple cycles. [3] [6] [7]

Alchemy SoC

The Au1000 SoC is rated for core frequencies up to 500 MHz. At 400 MHz it operates at 1.5 V and the chip consumes no more than 500 mW, with a performance of over 900 Dhrystone-2.1 MIPS/Watt according to Alchemy Semiconductor. Au1000 and Au1500 processors were fabricated on a TSMC 180 nm LV logic 1.5V/3.3V 1P6M process, the Au1100 reduced power consumption further with a TSMC 130 nm process. [6] [8] Manufacturing details of later models were not disclosed.

The CPU core, the integrated memory controllers and peripherals are linked by an internal 32-bit system bus (SBUS) running at up to one half of the CPU core frequency. Slower non-bus master capable peripherals are attached with an ancillary peripheral bus. The core's data cache snoops the SBUS for coherency with other bus masters, e.g. a DMA engine. Au12xx models integrate a 64-bit side bus (RBUS) for peripherals requiring more bandwidth from the memory controller. [9] Au13xx models have one RBUS per memory channel. [10]

All Alchemy processors integrate a DRAM controller, a static bus controller, an 8-channel DMA controller for data transfers between memory and peripherals, interrupt controllers, timers, and a power management unit. The static bus controller supports SRAM, ROM, NAND/NOR Flash (Au1550), page mode Flash/ROM, PCMCIA/CompactFlash devices, and I/O peripherals such as an external LCD controller, IDE PIO mode up to ≈80 Mbit/s (Au12xx), or ATA-6/UDMA mode 5 (Au13xx). Au1550 and later processors have a more flexible 16-channel descriptor-based DMA controller. The Au1550 integrates a SafeNet Security Engine providing an entropy-based random number generator and accelerating the DES, 3DES, AES, and RC4 encryption algorithms, and the MD5 and SHA-1 hash algorithms.

Au1100 processors integrate an LCD controller which supports panels up to 800 × 600 pixels with 16 bit color depth. The LCD controller of Au12xx processors supports up to 2K resolution and up to 24 bits per pixel, four overlay windows, alpha blending, and gamma correction. The Camera Interface Module pins out an ITU-R BT.656 compatible 8/9/10-bit bus running at up to 33 MHz, and supports UYVY (YUV 4:2:2) and Bayer RGB to planar format conversion. The Media Acceleration Engine accelerates video decoding and supports the formats MPEG-1/2/4, DivX-3/4/5, H.263, and WMV 9/VC-1 at resolutions up to 720 × 576. It supports hardware colorspace conversion and image scaling with a 4-tap filter, also for the CIM. The MAE2 peripheral of Au13xx processors adds support for the H.264 and JPEG standards, hardware bit stream decoding, and resolutions up to 720p. The Graphics Processing Engine available on some Au13xx processors is an ARM Mali-200 and accelerates 2D and 3D graphics compatible with OpenVG 1.1 and OpenGL ES 1.1 and 2.0.

Each member of the family was available with different core frequency and hence power ratings, commercial and industrial temperature ranges, in a Pb-free or (earlier models) standard package. A low profile, fine pitch plastic ball grid array (LF-PBGA) package was used for all models, with ball counts from 324 (Au1000) to 537 (Au13xx), pitch 0.65 mm to 1.0 mm, and package size 17 mm × 17 mm × 1.7 mm to 23 mm × 23 mm × 1.5 mm.

Alchemy Processor Family

SeriesLaunchCore frequ. (MHz) TDP (mW) DRAM Static BusIntegrated PeripheralsDatasheetNotes
PCI LCD GPECIMMAEHardware de/encrypt. USB host portsUSB device port Ethernet SD card Low speed busses GPIOs max.
by Alchemy Semiconductor (2000–2002)
Au10002000-06-13 [2] (announced)
2001-Q2 (available)		266-500300-900 typ.32-bit SDR-13332-bit data/address------2 × 1.11.12 × 10/100- AC'97, I²S, IrDA, 2 ×  SSI, 4 ×  UART 32 [7] [11]
Au15002001-06-11 [12] (announced)
2001-12 (available)		333-500400-1200 typ.2.2, 32 bit, 33/66 MHz-----2 × 1.11.12 × 10/100-AC'97, 2 × UART39 [13] [14]
Au11002002-04-08 [15] (announced)333-500200-400 typ.32-bit SDR-133 2.5V/3.3V-v1----2 × 1.11.11 × 10/1002 × 1.1AC'97, I²S, IrDA, 2 × SSI, 3 × UART48 [16] [17]
by AMD (2002–2006)
Au15502004-02-24 [18] (announced)333-500400-600 typ., 1460 max.16/32-bit SDR-166/
DDR-400		32-bit data, 29-bit addr.2.2, 32 bit, 33/66 MHz----Security Engine2 × 1.11.1 OTG2 × 10/1002 × 1.14 × PSC, [lower-alpha 1] 3 × UART43 [19]
Au12002005-01-03 [20] 333-5001600 max.16/32-bit DDR-400/
DDR2-533		16-bit data,
15/30-bit addr. [lower-alpha 2] 		-v2-v1v1 AES-1281 × 2.02.0 OTG-2 × 1.14 × PSC, [lower-alpha 1] 2 × UART48 [21]
by RMI (2006–2009), NetLogic (2009–2011), Broadcom (2011–current)
Au12102007-01-09 (announced)
2007-06 (available)		333-400360-420 typ., 1000 max.16/32-bit DDR-400/
DDR2-533		16-bit data,
15/30-bit addr. [lower-alpha 2] 		-v2-v1v1-1 × 2.02.0 OTG-2 × 1.14 × PSC, [lower-alpha 1] 2 × UART48 [22]
Au1250400-700 [22] [23] 560-580 typ., 1400 max.AES-1281 × 2.02.0 OTG-2 × 1.1 [lower-alpha 3]
Au13102009-01 [24] (announced)5332 × 16-bit DDR2-66716-bit data,
15/30-bit addr. [lower-alpha 2] 		-v2?-v2v2-1 × 2.02.0 OTG-3 × ?, one port supporting 8-bit eMMC 4.34 × PSC, [lower-alpha 1] 4 × UART75 [10]
Au1320667✓ ?
Au1340533-667--
Au1350/Au1354533-800✓AES-128
Au1370/Au1374667-800--
Au1380/Au1384667-1000✓AES-128
  1. 1 2 3 4 Programmable Serial Controller configurable as AC'97, I²S, SPI, SMBus interface.
  2. 1 2 3 15-bit address bus, 30 bit with an external latch.
  3. ↑ Used in CD-R King notebooks.

Applications

Alchemy processors were marketed for wireless gateways and access points; VoIP, navigation, and NAS devices; STBs, thin clients, portable and automotive TV and media players, and digital photo frames.

Examples are the Sun Ray 2 family of thin clients., Several Cowon PMP devices, Dell DRAC5 remote administration cards, AirPort Extreme Base Station, embedded products for networking by Sun Microsystems; 4G Systems MTX-1 AccessCube MeshCube

Related Research Articles

<span class="mw-page-title-main">AMD</span> American multinational semiconductor company

Advanced Micro Devices, Inc. (AMD) is an American multinational semiconductor company based in Santa Clara, California, that develops computer processors and related technologies for business and consumer markets. While it initially manufactured its own processors, the company later outsourced its manufacturing, a practice known as going fabless, after GlobalFoundries was spun off in 2009. AMD's main products include microprocessors, motherboard chipsets, embedded processors, graphics processors, and FPGAs for servers, workstations, personal computers, and embedded system applications.

<span class="mw-page-title-main">StrongARM</span> Family of computer microprocessors

The StrongARM is a family of computer microprocessors developed by Digital Equipment Corporation and manufactured in the late 1990s which implemented the ARM v4 instruction set architecture. It was later acquired by Intel in 1997 from DEC's own Digital Semiconductor division as part of a settlement of a lawsuit between the two companies over plagiarism. Intel then continued to manufacture it before replacing it with the StrongARM-derived ARM-based follow-up architecture called XScale in the early 2000s.

SuperH is a 32-bit reduced instruction set computing (RISC) instruction set architecture (ISA) developed by Hitachi and currently produced by Renesas. It is implemented by microcontrollers and microprocessors for embedded systems.

XScale is a microarchitecture for central processing units initially designed by Intel implementing the ARM architecture instruction set. XScale comprises several distinct families: IXP, IXC, IOP, PXA and CE, with some later models designed as system-on-a-chip (SoC). Intel sold the PXA family to Marvell Technology Group in June 2006. Marvell then extended the brand to include processors with other microarchitectures, like ARM's Cortex.

<span class="mw-page-title-main">Athlon 64</span> Series of CPUs by AMD

The Athlon 64 is a ninth-generation, AMD64-architecture microprocessor produced by Advanced Micro Devices (AMD), released on September 23, 2003. It is the third processor to bear the name Athlon, and the immediate successor to the Athlon XP. The second processor to implement the AMD64 architecture and the first 64-bit processor targeted at the average consumer, it was AMD's primary consumer CPU, and primarily competed with Intel's Pentium 4, especially the Prescott and Cedar Mill core revisions. It is AMD's first K8, eighth-generation processor core for desktop and mobile computers. Despite being natively 64-bit, the AMD64 architecture is backward-compatible with 32-bit x86 instructions. Athlon 64s have been produced for Socket 754, Socket 939, Socket 940, and Socket AM2. The line was succeeded by the dual-core Athlon 64 X2 and Athlon X2 lines.

<span class="mw-page-title-main">Intel i960</span>

Intel's i960 was a RISC-based microprocessor design that became popular during the early 1990s as an embedded microcontroller. It became a best-selling CPU in that segment, along with the competing AMD 29000. In spite of its success, Intel stopped marketing the i960 in the late 1990s, as a result of a settlement with DEC whereby Intel received the rights to produce the StrongARM CPU. The processor continues to be used for a few military applications.

<span class="mw-page-title-main">Blackfin</span>

The Blackfin is a family of 16-/32-bit microprocessors developed, manufactured and marketed by Analog Devices. The processors have built-in, fixed-point digital signal processor (DSP) functionality supplied by 16-bit multiply–accumulates (MACs), accompanied on-chip by a microcontroller. It was designed for a unified low-power processor architecture that can run operating systems while simultaneously handling complex numeric tasks such as real-time H.264 video encoding.

LEON is a radiation-tolerant 32-bit central processing unit (CPU) microprocessor core that implements the SPARC V8 instruction set architecture (ISA) developed by Sun Microsystems. It was originally designed by the European Space Research and Technology Centre (ESTEC), part of the European Space Agency (ESA), without any involvement by Sun. Later versions have been designed by Gaisler Research, under a variety of owners. It is described in synthesizable VHSIC Hardware Description Language (VHDL). LEON has a dual license model: An GNU Lesser General Public License (LGPL) and GNU General Public License (GPL) free and open-source software (FOSS) license that can be used without licensing fee, or a proprietary license that can be purchased for integration in a proprietary product. The core is configurable through VHDL generics, and is used in system on a chip (SOC) designs both in research and commercial settings.

<span class="mw-page-title-main">Geode (processor)</span>

Geode was a series of x86-compatible system-on-a-chip microprocessors and I/O companions produced by AMD, targeted at the embedded computing market.

<span class="mw-page-title-main">Microarchitecture</span> Component of computer engineering

In computer engineering, microarchitecture, also called computer organization and sometimes abbreviated as µarch or uarch, is the way a given instruction set architecture (ISA) is implemented in a particular processor. A given ISA may be implemented with different microarchitectures; implementations may vary due to different goals of a given design or due to shifts in technology.

The PowerPC 400 family is a line of 32-bit embedded RISC processor cores based on the PowerPC or Power ISA instruction set architectures. The cores are designed to fit inside specialized applications ranging from system-on-a-chip (SoC) microcontrollers, network appliances, application-specific integrated circuits (ASICs) and field-programmable gate arrays (FPGAs) to set-top boxes, storage devices and supercomputers.

<span class="mw-page-title-main">MediaGX</span>

The MediaGX CPU is an x86-compatible processor that was designed by Cyrix and manufactured by National Semiconductor following the two companies' merger. It was introduced in 1997. The core is based on the integration of the Cyrix Cx5x86 CPU core with hardware to process video and audio output. Following the buyout of Cyrix by National Semiconductor and the sale of the Cyrix name and trademarks to VIA Technologies, the core was developed by National Semiconductor into the Geode line of processors, which was subsequently sold to Advanced Micro Devices.

<span class="mw-page-title-main">R3000</span> RISC microprocessor

The R3000 is a 32-bit RISC microprocessor chipset developed by MIPS Computer Systems that implemented the MIPS I instruction set architecture (ISA). Introduced in June 1988, it was the second MIPS implementation, succeeding the R2000 as the flagship MIPS microprocessor. It operated at 20, 25 and 33.33 MHz.

<span class="mw-page-title-main">R5000</span>

The R5000 is a 64-bit, bi-endian, superscalar, in-order execution 2-issue design microprocessor, that implements the MIPS IV instruction set architecture (ISA) developed by Quantum Effect Design (QED) in 1996. The project was funded by MIPS Technologies, Inc (MTI), also the licensor. MTI then licensed the design to Integrated Device Technology (IDT), NEC, NKK, and Toshiba. The R5000 succeeded the QED R4600 and R4700 as their flagship high-end embedded microprocessor. IDT marketed its version of the R5000 as the 79RV5000, NEC as VR5000, NKK as the NR5000, and Toshiba as the TX5000. The R5000 was sold to PMC-Sierra when the company acquired QED. Derivatives of the R5000 are still in production today for embedded systems.

<span class="mw-page-title-main">AVR32</span>

AVR32 is a 32-bit RISC microcontroller architecture produced by Atmel. The microcontroller architecture was designed by a handful of people educated at the Norwegian University of Science and Technology, including lead designer Øyvind Strøm and CPU architect Erik Renno in Atmel's Norwegian design center.

LatticeMico32 is a 32-bit microprocessor reduced instruction set computer (RISC) soft core from Lattice Semiconductor optimized for field-programmable gate arrays (FPGAs). It uses a Harvard architecture, which means the instruction and data buses are separate. Bus arbitration logic can be used to combine the two buses, if desired.

<span class="mw-page-title-main">RMI Corporation</span>

RMI Corporation, formerly Raza Microelectronics, Inc., was a privately held fabless semiconductor company headquartered in Cupertino, California, which specialized in designing system-on-a-chip processors for computer networking and consumer media applications.

Since 1985, many processors implementing some version of the MIPS architecture have been designed and used widely.

References

  1. ↑ "About Alchemy Semiconductor". Archived from the original on 2014-11-07.
  2. 1 2 "Alchemy Semiconductor unveils Au1000 Internet Edge processor" (Press release). Embedded Processor Forum, San Jose, CA: Alchemy Semiconductor. 2000-06-13. Archived from the original on 2001-03-09.
  3. 1 2 Hoeppner, Greg (2000-06-13). Au1000 Internet Edge Processor - A High Performance / Low Power MIPS SOC. Embedded Processor Forum 2000. Alchemy Semiconductor. Archived from the original on 2000-09-18.
  4. ↑ "NetLogic Microsystems Announces Stockholder Approval Required for Acquisition of RMI Corporation" (Press release). NetLogic Microsystems. 2009-10-23. Archived from the original on 2010-03-30.
  5. ↑ "Chipmaker Broadcom to buy NetLogic for $3.7 billion". Reuters. 2016-09-12. Retrieved 2017-01-04.
  6. 1 2 Plummer, Suzanne (2000-08-13). The Au1000™ Internet Edge Processor: A High Performance, Low Power SOC. Hot Chips 12.
  7. 1 2 AMD Alchemy™ Au1000™ Processor Data Book (PDF). AMD. September 2005. Archived from the original (PDF) on 2006-10-15. Retrieved 2022-04-27.
  8. ↑ Bassett, Paul (2002-08-19). Alchemy Au1x00. Hot Chips 14.
  9. ↑ Eno, Jim (2005). White Paper: AMD Alchemy™ Au1200™ Processor System Architecture (PDF). AMD. Archived from the original (PDF) on 2005-12-23. Retrieved 2022-04-27.
  10. 1 2 Product Brief: RMI Alchemy™ Au1300™ Media Processor Series (PDF). RMI. December 2008.
  11. ↑ AMD Alchemy™ Au1000™ Processor Specification Update (PDF). June 2005.
  12. ↑ "Alchemy Semiconductor Expands Low Power, High Performance Chip Portfolio With Advent of Alchemy Au1500" (Press release). Embedded Processor Forum, San Jose, CA: Alchemy Semiconductor. 2001-06-11. Archived from the original on 2001-12-16.
  13. ↑ AMD Alchemy™ Au1500™ Processor Data Book (PDF). AMD. March 2006. Archived from the original (PDF) on 2006-10-15. Retrieved 2022-04-27.
  14. ↑ AMD Alchemy™ Au1500™ Processor Specification Update (PDF). June 2005.
  15. ↑ "Innovative Alchemy™ Au1100™ Processor From AMD Sets New Standard For Mobile Internet Appliance Market" (Press release). Sunnyvale, CA: AMD. 2002-04-08. Archived from the original on 2006-10-20.
  16. ↑ AMD Alchemy™ Au1100™ Processor Data Book (PDF). AMD. April 2006. Archived from the original (PDF) on 2006-10-20. Retrieved 2022-04-27.
  17. ↑ AMD Alchemy™ Au1100™ Processor Specification Update (PDF). June 2005.
  18. ↑ "AMD Introduces The AMD Alchemy™ Au1550™ Processor Delivering Integrated Secure Network Processing Power" (Press release). RSA Conference, San Francisco, CA: AMD. 2004-02-24. Archived from the original on 2006-05-28.
  19. ↑ AMD Alchemy™ Au1550™ Security Network Processor Data Book (PDF). AMD. May 2006. Archived from the original (PDF) on 2006-07-08. Retrieved 2022-04-27.
  20. ↑ "AMD Introduces the AMD Alchemy™ Au1200™ Processor, Forges New Era of Portable Multimedia" (Press release). Sunnyvale, CA: AMD. 2005-01-03. Archived from the original on 2006-03-15.
  21. ↑ AMD Alchemy™ Au1200™ Processor Data Book (PDF). AMD. February 2006. Archived from the original (PDF) on 2006-10-15. Retrieved 2022-04-27.
  22. 1 2 RMI Alchemy™ Au1210™ Navigation Processor and Au1250™ Media Processor Data Book (PDF). RMI. April 2007.
  23. ↑ "NetLogic Microsystems Low-Power Embedded Processors Solution and Product Selection Guide". NetLogic Microsystems. Archived from the original on 2010-12-13.
  24. ↑ "RMI Launches Alchemy Au1300 Processor Line" (Press release). 2009-01-13.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.