I/O Controller Hub

Last updated

I/O Controller Hub (ICH) is a family of Intel southbridge microchips used to manage data communications between a CPU and a motherboard, specifically Intel chipsets based on the Intel Hub Architecture. It is designed to be paired with a second support chip known as a northbridge. As with any other southbridge, the ICH is used to connect and control peripheral devices.


As CPU speeds increased data transmission between the CPU and support chipset, the support chipset eventually emerged as a bottleneck between the processor and the motherboard. Accordingly, starting with the Intel 5 Series, a new architecture was used that incorporated some functions of the traditional north and south bridge chips onto the CPU itself, with the remaining functions being consolidated into a single Platform Controller Hub (PCH). This replaces the traditional two chip setup.


ICH - 82801AA Asus P3C2000 - Intel FW82801AA-8642.jpg
ICH - 82801AA

The first version of the ICH was released in June 1999 along with the Intel 810 northbridge. While its predecessor, the PIIX, was connected to the northbridge through an internal PCI bus with a bandwidth of 133 MB/s, the ICH used a proprietary interface (called by Intel Hub Interface) that linked it to the northbridge through an 8-bit wide, 266 MB/s bus.

The Hub Interface was a point-to-point connection between different components on the motherboard. Another design decision was to substitute the rigid North-South axis on the motherboard with a star structure.

Note that, along with the ICH, Intel evolved other uses of the "Hub" terminology. Thus, the northbridge became the Memory Controller Hub (MCH) or if it had integrated graphics (e.g., Intel 810), the Graphics and Memory Controller Hub (GMCH).

Other ICH features include:

The ICH came in two flavors:


ICH2 Intel ICH2.jpg

In early 2000 Intel had suffered a significant setback with the i820 northbridge. Customers were not willing to pay the high prices for RDRAM and either bought i810 or i440BX motherboards or changed to the competition. The hastily developed 82815 northbridge, which supported PC-133 SDRAM, became Intel's method to recover in the middle range segment.

The ICH1 or the new ICH2 (360 pins) could be placed to the side of the 82815. An ICH2 could also be used with Intel's 82850 chipset, which, like the 82820 before it, required the use of RDRAM and supported the Pentium 4 CPU. For the first time a Fast Ethernet chip (82559) was integrated into the southbridge, depending upon an external PHY chip.

The PATA interface was accelerated to ATA/100 and the number of USB connections was doubled to four. The integrated AC'97 sound controller gained support for up to six channel sound.

There was also a mobile variant called the ICH2-M.

The following variants existed:


ICH3-M Intel ICH3M.jpg

In 2001, Intel delivered ICH3, which was available in two versions: the server version, ICH3-S, running with the E7501 Northbridge, and the mobile version, ICH3-M, which worked with the i830 and i845 northbridges. There is no version for desktop motherboards.

In comparison with the ICH2, the changes were limited: "Native Mode" support in the PATA Controller; up to six USB-1.1 devices; SMBus 2.0; and the newest SpeedStep version, which allowed power-saving devices to be switched off during operation. The chip had 421 pins.

This has the following variants:


ICH4 Intel FW82801DB.JPG

The ICH4 was Intel's southbridge for the year 2002. The most important innovation was the support of USB 2.0 on all six ports. Sound support was improved and corresponded the newest AC'97 specification, version 2.3. Like the preceding generation, the ICH4 had 421 pins.

This has the following variants:


ICH5 Intel-82801EB.jpg

In 2003, and in conjunction with the i865 and i875 northbridges, the ICH5 was created. A SATA host controller was integrated. The ICH5R variant additionally supported RAID 0 on SATA ports. Eight USB-2.0 ports were available. The chip had full support for ACPI 2.0. It had 460 pins.

Since 1999 the 266 MB/s hub interface was assumed to be a bottleneck. In the new chip generation, Intel therefore offered an optional port for a Gigabit Ethernet Controller directly attached to the MCH.

The goal of this CSA technology was to reduce the latencies for Gigabit LAN by direct memory access and to free up bandwidth on the Hub interface between ICH and MCH for non removable disk and PCI data traffic.

Since mid-2004, the large motherboard manufacturers noticed an increased complaint ratio with motherboards equipped with ICH5. A cause was the insufficient ESD tolerance of certain ICH5 steppings.

In particular, when connecting USB devices via front panels, the chips died by discharges of static electricity. Intel reacted to the problem by shipping ICH5 with increased ESD tolerance. Effective ESD preventive measures on USB ports are difficult and costly, since they can impair the quality of the USB-2.0 high-speed signals. Many motherboard manufacturers had omitted the necessary high-quality safety devices for front panel connectors for cost reasons.

This has the following variants:


ICH6M KL Intel FW82801FBM Southbridge ES.jpg

ICH6 was Intel's first PCI Express southbridge. It made four PCI Express ×1 ports available. Faster ×16-Ports were accommodated in the MCH. The bottleneck Hub interface was replaced by a new Direct Media Interface (in reality a PCI Express ×4 link) with 1 GB/s of bandwidth per direction. Support for Intel High Definition Audio was included. In addition, AC'97 and the classical PCI 2.3 were still supported.

Two additional SATA ports were added, and one PATA channel was removed. The ICH6R variant supported RAID modes 0, 1, 0+1 and the Intel specific "Matrix RAID".

ICH6R and ICH6-M implemented AHCI SATA controllers for the first time. The chips had 652 pins. Originally Intel had planned to bring two further variants under the names ICH6W and ICH6RW to the market, which should contain a software Access Point for a Wireless LAN. These chips are published.

This has the following variants:


NH82801GB - ICH7 Base Asus P5PL2 - Intel NH82801GB - SL8FX-93719.jpg
NH82801GB - ICH7 Base

The ICH7 started to ship in mid-2005 together with Intel's new high-end MCH, the i955X. Two additional PCI express ×1-Ports, a SATA 2.0 Controller for up to 300 MB/s data transmission rate (the mobile version has this capability disabled), as well as support for Intel's "Active Management Technology" were added. Only the ICH7DH, ICH7R, ICH7-M, ICH7-M DH chip have AHCI support. The ICH7 (Base) and ICH7-U (Ultra-mobile) chip do not support AHCI.

The ICH7R additionally supports RAID 5.

This has the following variants:


82801HBM Intel NH82801HBM SLB9A Southbridge-2408.jpg

ICH8 is offered in several different versions and is the complement to the 965 class MCH chips. The non-mobile ICH8 does not have a traditional PATA interface, and just one AC'97. In practice, most baseboard manufacturers still offered PATA appropriate connection types using additional chips from manufacturers such as JMicron or Marvell.

The ICH8 was the first ICH model to control eSATA and Gigabit Ethernet, which were previously accommodated in the MCH. The base version only includes four SATA 2.0 ports.

The ICH8R (RAID) and above chips support six SATA devices. Additionally the ICH8DH (Digital Home) has Quick Resume and can be used together with the P965 and/or G965 in Intel Viiv-certified systems.

The counterpart to the ICH8DO (Digital Office) is the Q965 MCH, which together provide Intel vPro compatibility.

This has the following variants:


82801IBM Intel AF82801IBM SLB8Q Southbridge-3593.jpg

The ICH9 came out in May 2007 in the P35 (Bearlake) chipset. It removes all PATA support. In practice, many motherboard manufacturers continue providing PATA support using third-party chips. Officially only the ICH9R, ICH9DH, ICH9DO chip have AHCI support.

This part has the following variants:


Intel launched the ICH10 southbridge in June 2008 with the P45 (Eaglelake) chipset.

ICH10 implements the 1GB/s bidirectional DMI interface to the "northbridge" device. It supports various interfaces to "low-speed" peripherals, and it supports a suite of housekeeping functions.

ICH10 also offers reduced load on CPU and decreased power consumption.

ICH10 does not offer direct PATA or LPT support. Notably there is support of 'hot-swap' functionality.

The RAID variant also supports a new technology called “Turbo Memory”. This allows the use of flash memory on a motherboard for fast caching.

Peripheral support includes:

This part has the following variants:

PCH architecture

As CPU speeds increased, a bottleneck eventually emerged between the processor and the motherboard, due to limitations caused by data transmission between the CPU and southbridge. Accordingly, starting with the Intel 5 Series, a new architecture was used where some functions of the north and south bridge chips were moved to the CPU, and others were consolidated into a Platform Controller Hub (PCH).

See also

Related Research Articles

Chipset Electronic component that manages data flow into and out of a CPU

In a computer system, a chipset is a set of electronic components in an integrated circuit known as a "Data Flow Management System" that manages the data flow between the processor, memory and peripherals. It is usually found on the motherboard. Chipsets are usually designed to work with a specific family of microprocessors. Because it controls communications between the processor and external devices, the chipset plays a crucial role in determining system performance.

Northbridge (computing) One of the two chips in the core logic chipset architecture on a PC motherboard

A northbridge or host bridge is one of the two chips in the core logic chipset architecture on a PC motherboard, the other being the southbridge. Unlike the southbridge, the northbridge is connected directly to the CPU via the front-side bus (FSB) and is thus responsible for tasks that require the highest performance. The northbridge, also known as Memory Controller Hub, is usually paired with a southbridge. In systems where they are included, these two chips manage communications between the CPU and other parts of the motherboard, and constitute the core logic chipset of the PC motherboard.

Southbridge (computing) One of the two chips in the core logic chipset architecture on a PC motherboard

The southbridge is one of the two chips in the core logic chipset on a personal computer (PC) motherboard, the other being the northbridge. The southbridge typically implements the slower capabilities of the motherboard in a northbridge/southbridge chipset computer architecture. In systems with Intel chipsets, the southbridge is named I/O Controller Hub (ICH), while AMD has named its southbridge Fusion Controller Hub (FCH) since the introduction of its Fusion AMD Accelerated Processing Unit (APU) while moving the functions of the Northbridge onto the CPU die, hence making it similar in function to the Platform hub controller.

nForce4 Motherboard chipset

The nForce4 is a motherboard chipset released by Nvidia in October 2004. The chipset supports AMD 64-bit processors and Intel Pentium 4 LGA 775 processors.

The Xpress 3200 is a new revision of the Xpress 200 computer chipset released by ATI. The chipset supports AMD64 processors for Socket 939 and Socket AM2.

Intel Hub Architecture (IHA) was Intel's architecture for the 8xx family of chipsets, starting in 1999 with the Intel 810. It uses a memory controller hub (MCH) that is connected to an I/O controller hub (ICH) via a 266 MB/s bus. The MCH chip supports memory and AGP, while the ICH chip provides connectivity for PCI, USB, sound, IDE hard disks and LAN.

AMD 580 chipset series is a computer chipset series designed by the AMD Graphics Product Group, for the AMD processors. It was designed for usage with ATI's CrossFire Multi GPU Technology, with both PCI Express slots running at x16 lanes each.

The AMD 700 chipset series is a set of chipsets designed by ATI for AMD Phenom processors to be sold under the AMD brand. Several members were launched in the end of 2007 and the first half of 2008, others launched throughout the rest of 2008.

The AMD 690 chipset series is an integrated graphics chipset family which was developed and manufactured by AMD subsidiary ATI for both AMD and Intel platforms focusing on both desktop and mobile computing markets. The corresponding chipset for the Intel platform has a marketing name of Radeon Xpress 1200 series.

In computing, Direct Media Interface (DMI) is Intel's proprietary link between the northbridge and southbridge on a computer motherboard. It was first used between the 9xx chipsets and the ICH6, released in 2004. Previous Intel chipsets had used the Intel Hub Architecture to perform the same function, and server chipsets use a similar interface called Enterprise Southbridge Interface (ESI). While the "DMI" name dates back to ICH6, Intel mandates specific combinations of compatible devices, so the presence of a DMI interface does not guarantee by itself that a particular northbridge–southbridge combination is allowed.

The P35 Express is a mainstream desktop computer chipset from Intel released in June 2007, although motherboards featuring the chipset were available a month earlier. The P35 Express chipset supports Intel's LGA 775 socket and Core 2 Duo and Quad processors, and is also known to support 45 nm Wolfdale/Yorkfield dual and quad core CPUs. Theoretically, Intel also dropped support for Intel's Pentium 4 and Pentium D processors with this chipset although late Pentium 4 processors, including both the 32-bit-only (5x0) and the 32-bit/64-bit (5x1), and a few others, were fully supported.

PCI IDE ISA Xcelerator (PIIX), also known as Intel 82371, is a family of Intel southbridge microchips employed in some Intel chipsets. x86 virtualization implementations often support emulations of various PIIX-based chipsets.

Intel X58 Chip designed by Intel

The Intel X58 is an Intel chip designed to connect Intel processors with Intel QuickPath Interconnect (QPI) interface to peripheral devices. Supported processors implement the Nehalem microarchitecture and therefore have an integrated memory controller (IMC), so the X58 does not have a memory interface. Initially supported processors were the Core i7, but the chip also supported Nehalem and Westmere-based Xeon processors.

Platform Controller Hub

The Platform Controller Hub (PCH) is a family of Intel's single-chip chipsets, first introduced in 2009. It is the successor to the Intel Hub Architecture, which used two chips - a northbridge and southbridge instead, and first appeared in the Intel 5 Series.

LGA 1156 Intel desktop CPU socket

LGA 1156, also known as Socket H or H1, is an Intel desktop CPU socket. Its incompatible successor is LGA 1155.

Intel 5 Series is a computing architecture introduced in 2008 that improves the efficiency and balances the use of communication channels in the motherboard. The architecture consists primarily of a central processing unit (CPU) and a single chipset. All motherboard communications and activities circle around these two devices.

The Intel X79 is a Platform Controller Hub (PCH) designed and manufactured by Intel for their LGA 2011 and LGA 2011-1.

Intel X99, codenamed "Wellsburg", is a Platform Controller Hub (PCH) designed and manufactured by Intel, targeted at the high-end desktop (HEDT) and enthusiast segments of the Intel product lineup. The X99 chipset supports both Intel Core i7 Extreme and Intel Xeon E5-16xx v3 and E5-26xx v3 processors, which belong to the Haswell-E and Haswell-EP variants of the Haswell microarchitecture, respectively. All supported processors use the LGA 2011-v3 socket.


  1. "[solved] How to add AHCI mod to ASUS "P5K SE" bios not EPU ?". www.bios-mods.com. Retrieved 2016-10-22.