NVM Express

Last updated
NVM Express
Non-Volatile Memory Host Controller Interface Specification
NVM Express logo.svg
AbbreviationNVMe
StatusPublished
Year started2011;13 years ago (2011)
Latest version2.1
August 5, 2024 [1]
OrganizationNVM Express, Inc. (since 2014)
NVM Express Work Group (before 2014)
Website nvmexpress.org

NVM Express (NVMe) or Non-Volatile Memory Host Controller Interface Specification (NVMHCIS) is an open, logical-device interface specification for accessing a computer's non-volatile storage media usually attached via the PCI Express bus. The initial NVM stands for non-volatile memory , which is often NAND flash memory that comes in several physical form factors, including solid-state drives (SSDs), PCIe add-in cards, and M.2 cards, the successor to mSATA cards. NVM Express, as a logical-device interface, has been designed to capitalize on the low latency and internal parallelism of solid-state storage devices. [2]

Contents

Architecturally, the logic for NVMe is physically stored within and executed by the NVMe controller chip that is physically co-located with the storage media, usually an SSD. Version changes for NVMe, e.g., 1.3 to 1.4, are incorporated within the storage media, and do not affect PCIe-compatible components such as motherboards and CPUs. [3]

By its design, NVM Express allows host hardware and software to fully exploit the levels of parallelism possible in modern SSDs. As a result, NVM Express reduces I/O overhead and brings various performance improvements relative to previous logical-device interfaces, including multiple long command queues, and reduced latency. The previous interface protocols like AHCI were developed for use with far slower hard disk drives (HDD) where a very lengthy delay (relative to CPU operations) exists between a request and data transfer, where data speeds are much slower than RAM speeds, and where disk rotation and seek time give rise to further optimization requirements.

NVM Express devices are chiefly available in the form of standard-sized PCI Express expansion cards [4] and as 2.5-inch form-factor devices that provide a four-lane PCI Express interface through the U.2 connector (formerly known as SFF-8639). [5] [6] Storage devices using SATA Express and the M.2 specification which support NVM Express as the logical-device interface are a popular use-case for NVMe and have become the dominant form of solid-state storage for servers, desktops, and laptops alike. [7] [8]

Specifications

Specifications for NVMe released to date include: [9]

Background

Intel SSD 750 series, 400 GB add-in card model, top view.jpg
Intel SSD 750 series, 400 GB add-in card model, bottom view.jpg
Intel SSD 750 series, an SSD that uses NVM Express, in form of a PCI Express 3.0 ×4 expansion card (front and rear views)

Historically, most SSDs used buses such as SATA, SAS, or Fibre Channel for interfacing with the rest of a computer system. Since SSDs became available in mass markets, SATA has become the most typical way for connecting SSDs in personal computers; however, SATA was designed primarily for interfacing with mechanical hard disk drives (HDDs), and it became increasingly inadequate for SSDs, which improved in speed over time. [21] For example, within about five years of mass market mainstream adoption (2005–2010) many SSDs were already held back by the comparatively slow data rates available for hard drives—unlike hard disk drives, some SSDs are limited by the maximum throughput of SATA.

High-end SSDs had been made using the PCI Express bus before NVMe, but using non-standard specification interfaces, or by emulating a hardware RAID controller. [22] By standardizing the interface of SSDs, operating systems only need one common device driver to work with all SSDs adhering to the specification. It also means that each SSD manufacturer does not have to design specific interface drivers. This is similar to how USB mass storage devices are built to follow the USB mass-storage device class specification and work with all computers, with no per-device drivers needed. [23]

NVM Express devices are also used as the building block of the burst buffer storage in many leading supercomputers, such as Fugaku Supercomputer, Summit Supercomputer and Sierra Supercomputer, etc. [24] [25]

History

The first details of a new standard for accessing non-volatile memory emerged at the Intel Developer Forum 2007, when NVMHCI was shown as the host-side protocol of a proposed architectural design that had Open NAND Flash Interface Working Group (ONFI) on the memory (flash) chips side. [26] A NVMHCI working group led by Intel was formed that year. The NVMHCI 1.0 specification was completed in April 2008 and released on Intel's web site. [27] [28] [29]

Technical work on NVMe began in the second half of 2009. [30] The NVMe specifications were developed by the NVM Express Workgroup, which consists of more than 90 companies; Amber Huffman of Intel was the working group's chair. Version 1.0 of the specification was released on 1 March 2011, [31] while version 1.1 of the specification was released on 11 October 2012. [32] Major features added in version 1.1 are multi-path I/O (with namespace sharing) and arbitrary-length scatter-gather I/O. It is expected that future revisions will significantly enhance namespace management. [30] Because of its feature focus, NVMe 1.1 was initially called "Enterprise NVMHCI". [33] An update for the base NVMe specification, called version 1.0e, was released in January 2013. [34] In June 2011, a Promoter Group led by seven companies was formed.

The first commercially available NVMe chipsets were released by Integrated Device Technology (89HF16P04AG3 and 89HF32P08AG3) in August 2012. [35] [36] The first NVMe drive, Samsung's XS1715 enterprise drive, was announced in July 2013; according to Samsung, this drive supported 3 GB/s read speeds, six times faster than their previous enterprise offerings. [37] The LSI SandForce SF3700 controller family, released in November 2013, also supports NVMe. [38] [39] A Kingston HyperX "prosumer" product using this controller was showcased at the Consumer Electronics Show 2014 and promised similar performance. [40] [41] In June 2014, Intel announced their first NVM Express products, the Intel SSD data center family that interfaces with the host through PCI Express bus, which includes the DC P3700 series, the DC P3600 series, and the DC P3500 series. [42] As of November 2014, NVMe drives are commercially available.

In March 2014, the group incorporated to become NVM Express, Inc., which as of November 2014 consists of more than 65 companies from across the industry. NVM Express specifications are owned and maintained by NVM Express, Inc., which also promotes industry awareness of NVM Express as an industry-wide standard. NVM Express, Inc. is directed by a thirteen-member board of directors selected from the Promoter Group, which includes Cisco, Dell, EMC, HGST, Intel, Micron, Microsoft, NetApp, Oracle, PMC, Samsung, SanDisk and Seagate. [43]

In September 2016, the CompactFlash Association announced that it would be releasing a new memory card specification, CFexpress, which uses NVMe.[ citation needed ]

NVMe Host Memory Buffer (HMB) feature added in version 1.2 of the NVMe specification. [44] HMB allows SSDs to utilize the host's DRAM, which can improve the I/O performance for DRAM-less SSDs. [45] For example, HMB can be used for cache the FTL table by the SSD controller, which can improve I/O performance. [46] NVMe 2.0 added optional Zoned Namespaces (ZNS) feature and Key-Value (KV) feature, and support for rotating media such as hard drives. ZNS and KV allows data to be mapped directly to its physical location in flash memory to directly access data on an SSD. [47] ZNS and KV can also decrease write amplification of flash media.

Form factors

There are many form factors of NVMe solid-state drive, such as AIC, U.2, U.3, M.2 etc.

AIC (add-in card)

Almost all early NVMe solid-state drives are HHHL (half height, half length) or FHHL (full height, half length) AIC, with a PCIe 2.0 or 3.0 interface. A HHHL NVMe solid-state drive card is easy to insert into a PCIe slot of a server.

SATA Express, U.2 and U.3 (SFF-8639)

SATA Express allows the use of two PCI Express 2.0 or 3.0 lanes and two SATA 3.0 (6 Gbit/s) ports through the same host-side SATA Express connector (but not both at the same time). SATA Express supports NVMe as the logical device interface for attached PCI Express storage devices. It is electrically compatible with MultiLink SAS, so a backplane can support both at the same time.

U.2, formerly known as SFF-8639, uses the same physical port as SATA Express but allows up to four PCI Express lanes. Available servers can combine up to 48 U.2 NVMe solid-state drives. [48]

U.3 (SFF-TA-1001) is built on the U.2 spec and uses the same SFF-8639 connector. Unlike in U.2, a single "tri-mode" (PCIe/SATA/SAS) backplane receptacle can handle all three types of connections; the controller automatically detects the type of connection used. This is unlike U.2, where users need to use separate controllers for SATA/SAS and NVMe. U.3 devices are required to be backwards-compatible with U.2 hosts. U.2 devices can be used with U.3 hosts. [49]

M.2

M.2, formerly known as the Next Generation Form Factor (NGFF), uses a M.2 NVMe solid-state drive computer bus. Interfaces provided through the M.2 connector are PCI Express 3.0 or higher (up to four lanes).

EDSFF

NVMe-oF

NVM Express over Fabrics (NVMe-oF) is the concept of using a transport protocol over a network to connect remote NVMe devices, contrary to regular NVMe where physical NVMe devices are connected to a PCIe bus either directly or over a PCIe switch to a PCIe bus. In August 2017, a standard for using NVMe over Fibre Channel (FC) was submitted by the standards organization International Committee for Information Technology Standards (ICITS), and this combination is often referred to as FC-NVMe or sometimes NVMe/FC. [50]

As of May 2021, supported NVMe transport protocols are:

The standard for NVMe over Fabrics was published by NVM Express, Inc. in 2016. [55] [56]

The following software implements the NVMe-oF protocol:

Comparison with AHCI

The Advanced Host Controller Interface (AHCI) has the benefit of wide software compatibility, but has the downside of not delivering optimal performance when used with SSDs connected via the PCI Express bus. As a logical-device interface, AHCI was developed when the purpose of a host bus adapter (HBA) in a system was to connect the CPU/memory subsystem with a much slower storage subsystem based on rotating magnetic media. As a result, AHCI introduces certain inefficiencies when used with SSD devices, which behave much more like RAM than like spinning media. [7]

The NVMe device interface has been designed from the ground up, capitalizing on the lower latency and parallelism of PCI Express SSDs, and complementing the parallelism of contemporary CPUs, platforms and applications. At a high level, the basic advantages of NVMe over AHCI relate to its ability to exploit parallelism in host hardware and software, manifested by the differences in command queue depths, efficiency of interrupt processing, the number of uncacheable register accesses, etc., resulting in various performance improvements. [7] [66] : 17–18 

The table below summarizes high-level differences between the NVMe and AHCI logical-device interfaces.

High-level comparison of AHCI and NVMe [7]
  AHCI NVMe
Maximum queue depthOne command queue;
Up to 32 commands per queue		Up to 65535 queues; [67]
Up to 65536 commands per queue
Uncacheable register accesses
(2000 cycles each)		Up to six per non-queued command;
Up to nine per queued command		Up to two per command
InterruptA single interruptUp to 2048 MSI-X interrupts
Parallelism
and multiple threads		Requires synchronization lock
to issue a command		No locking
Efficiency
for 4 KB commands		Command parameters require
two serialized host DRAM fetches		Gets command parameters
in one 64-byte fetch
Data transmissionUsually half-duplexFull-duplex
Host Memory Buffer (HMB)NoYes

Operating system support

The position of NVMe data paths and multiple internal queues within various layers of the Linux kernel's storage stack The Linux Storage Stack Diagram.svg
The position of NVMe data paths and multiple internal queues within various layers of the Linux kernel's storage stack
ChromeOS
On February 24, 2015, support for booting from NVM Express devices was added to ChromeOS. [69] [70]
DragonFly BSD
The first release of DragonFly BSD with NVMe support is version 4.6. [71]
FreeBSD
Intel sponsored a NVM Express driver for FreeBSD's head and stable/9 branches. [72] [73] The nvd(4) and nvme(4) drivers are included in the GENERIC kernel configuration by default since FreeBSD version 10.2 in 2015. [74]
Genode
Support for consumer-grade NVMe was added to the Genode framework as part of the 18.05 [75] release.
Haiku
Haiku gained support for NVMe on April 18, 2019. [76] [77]
illumos
illumos received support for NVMe on October 15, 2014. [78]
iOS
With the release of the iPhone 6S and 6S Plus, Apple introduced the first mobile deployment of NVMe over PCIe in smartphones. [79] Apple followed these releases with the release of the first-generation iPad Pro and first-generation iPhone SE that also use NVMe over PCIe. [80]
Linux
Intel published an NVM Express driver for Linux on 3 March 2011, [81] [82] [83] which was merged into the Linux kernel mainline on 18 January 2012 and released as part of version 3.3 of the Linux kernel on 19 March 2012. [84] Linux kernel supports NVMe Host Memory Buffer [85] from version 4.13.1 [86] with default maximum size 128 MB. [87] Linux kernel supports NVMe Zoned Namespaces start from version 5.9.
macOS
Apple introduced software support for NVM Express in Yosemite 10.10.3. The NVMe hardware interface was introduced in the 2016 MacBook and MacBook Pro. [88]
NetBSD
NetBSD added support for NVMe in NetBSD 8.0. [89] The implementation is derived from OpenBSD 6.0.
OpenBSD
Development work required to support NVMe in OpenBSD has been started in April 2014 by a senior developer formerly responsible for USB 2.0 and AHCI support. [90] Support for NVMe has been enabled in the OpenBSD 6.0 release. [91]
OS/2
Arca Noae provides an NVMe driver for ArcaOS, as of April, 2021. The driver requires advanced interrupts as provided by the ACPI PSD running in advanced interrupt mode (mode 2), thus requiring the SMP kernel, as well. [92]
Solaris
Solaris received support for NVMe in Oracle Solaris 11.2. [93]
VMware
Intel has provided an NVMe driver for VMware, [94] which is included in vSphere 6.0 and later builds, supporting various NVMe devices. [95] As of vSphere 6 update 1, VMware's VSAN software-defined storage subsystem also supports NVMe devices. [96]
Windows
Microsoft added native support for NVMe to Windows 8.1 and Windows Server 2012 R2. [66] [97] Native drivers for Windows 7 and Windows Server 2008 R2 have been added in updates. [98] Many vendors have released their own Windows drivers for their devices as well. There are also manually customized installer files available to install a specific vendor's driver to any NVMe card, such as using a Samsung NVMe driver with a non-Samsung NVMe device, which may be needed for additional features, performance, and stability. [99]
Support for NVMe HMB was added in Windows 10 Anniversary Update (Version 1607) in 2016. [44] In Microsoft Windows from Windows 10 1607 to Windows 11 23H2, the maximum HMB size is 64 MB. Windows 11 24H2 updates the maximum HMB size to 1/64 of system RAM. [100]
Support for NVMe ZNS and KV was added in Windows 10 version 21H2 and Windows 11 in 2021. [101] The OpenFabrics Alliance maintains an open-source NVMe Windows Driver for Windows 7/8/8.1 and Windows Server 2008R2/2012/2012R2, developed from the baseline code submitted by several promoter companies in the NVMe workgroup, specifically IDT, Intel, and LSI. [102] The current release is 1.5 from December 2016. [103]

Software support

QEMU
NVMe is supported by QEMU since version 1.6 released on August 15, 2013. [104] NVMe devices presented to QEMU guests can be either real or emulated.
UEFI
An open source NVMe driver for UEFI called NvmExpressDxe is available as part of EDKII, the open-source reference implementation of UEFI. [105]

Management tools

nvme-cli on Linux NVME-cli on Linux screenshot.png
nvme-cli on Linux

nvmecontrol

The nvmecontrol tool is used to control an NVMe disk from the command line on FreeBSD. It was added in FreeBSD 9.2. [106]

nvme-cli

NVM-Express user space tooling for Linux. [107]

See also

Related Research Articles

<span class="mw-page-title-main">PCI Express</span> Computer expansion bus standard

PCI Express, officially abbreviated as PCIe or PCI-e, is a high-speed serial computer expansion bus standard, meant to replace the older PCI, PCI-X and AGP bus standards. It is the common motherboard interface for personal computers' graphics cards, capture cards, sound cards, hard disk drive host adapters, SSDs, Wi-Fi, and Ethernet hardware connections. PCIe has numerous improvements over the older standards, including higher maximum system bus throughput, lower I/O pin count and smaller physical footprint, better performance scaling for bus devices, a more detailed error detection and reporting mechanism, and native hot-swap functionality. More recent revisions of the PCIe standard provide hardware support for I/O virtualization.

<span class="mw-page-title-main">SATA</span> Computer bus interface for storage devices

SATA is a computer bus interface that connects host bus adapters to mass storage devices such as hard disk drives, optical drives, and solid-state drives. Serial ATA succeeded the earlier Parallel ATA (PATA) standard to become the predominant interface for storage devices.

<span class="mw-page-title-main">Southbridge (computing)</span> One of the two chips in the core logic chipset architecture on a PC motherboard

On older personal computer motherboards, the southbridge is one of the two chips in the core logic chipset, handling many of a computer's input/output functions. The other component of the chipset is the northbridge, which generally handles high speed onboard communications.

<span class="mw-page-title-main">Native Command Queuing</span>

In computing, Native Command Queuing (NCQ) is an extension of the Serial ATA protocol allowing hard disk drives to internally optimize the order in which received read and write commands are executed. This can reduce the amount of unnecessary drive head movement, resulting in increased performance for workloads where multiple simultaneous read/write requests are outstanding, most often occurring in server-type applications.

The Advanced Host Controller Interface (AHCI) is a technical standard defined by Intel that specifies the register-level interface of Serial ATA (SATA) host controllers in a non-implementation-specific manner in its motherboard chipsets.

Input/output operations per second is an input/output performance measurement used to characterize computer storage devices like hard disk drives (HDD), solid state drives (SSD), and storage area networks (SAN). Like benchmarks, IOPS numbers published by storage device manufacturers do not directly relate to real-world application performance.

Advanced Configuration and Power Interface (ACPI) is an open standard that operating systems can use to discover and configure computer hardware components, to perform power management, auto configuration, and status monitoring. It was first released in December 1996. ACPI aims to replace Advanced Power Management (APM), the MultiProcessor Specification, and the Plug and Play BIOS (PnP) Specification. ACPI brings power management under the control of the operating system, as opposed to the previous BIOS-centric system that relied on platform-specific firmware to determine power management and configuration policies. The specification is central to the Operating System-directed configuration and Power Management (OSPM) system. ACPI defines hardware abstraction interfaces between the device's firmware, the computer hardware components, and the operating systems.

<span class="mw-page-title-main">Solid-state drive</span> Computer storage device with no moving parts

A solid-state drive (SSD) is a type of solid-state storage device that uses integrated circuits to store data persistently. It is sometimes called semiconductor storage device, solid-state device, or solid-state disk.

<span class="mw-page-title-main">Intel Rapid Storage Technology</span> Computer storage device

Intel Rapid Storage Technology (RST) is a driver SATA AHCI and a firmware-based RAID solution built into a wide range of Intel chipsets. Currently also is installed as a driver for Intel Optane temporary storage units.

A trim command allows an operating system to inform a solid-state drive (SSD) which blocks of data are no longer considered to be "in use" and therefore can be erased internally.

<span class="mw-page-title-main">LGA 1155</span> Intel CPU socket

LGA 1155, also called Socket H2, is a zero insertion force flip-chip land grid array (LGA) CPU socket designed by Intel for their CPUs based on the Sandy Bridge and Ivy Bridge microarchitectures.

The Intel X79 is a Platform Controller Hub (PCH) designed and manufactured by Intel for their LGA 2011 and LGA 2011-1.

<span class="mw-page-title-main">M.2</span> Standard for miniature computer expansion cards

M.2, pronounced m dot two and formerly known as the Next Generation Form Factor (NGFF), is a specification for internally mounted computer expansion cards and associated connectors. M.2 replaces the Mini SATA (mSATA) standard and the Mini PCIe (mPCIe) standard. Employing a more flexible physical specification, M.2 allows different module widths and lengths, which, paired with the availability of more advanced interfacing features, makes M.2 more suitable than mSATA in general for solid-state storage applications, particularly in smaller devices such as ultrabooks and tablets.

<span class="mw-page-title-main">SATA Express</span> Computer device interface

SATA Express is a computer bus interface that supports both Serial ATA (SATA) and PCI Express (PCIe) storage devices, initially standardized in the SATA 3.2 specification. The SATA Express connector used on the host side is backward compatible with the standard SATA data connector, while it also provides two PCI Express lanes as a pure PCI Express connection to the storage device.

bhyve is a type-2 (hosted) hypervisor initially written for FreeBSD. It can also be used on a number of illumos based distributions including SmartOS, OpenIndiana, and OmniOS. A port of bhyve to macOS called xhyve is also available.

The Intel Cache Acceleration Software (CAS) is a computer data storage product for solid-state drive (SSD) caching.

Solid-state storage (SSS) is non-volatile computer storage that has no moving parts; it uses only electronic circuits. This solid-state design dramatically differs from the commonly-used competing technology of electromechanical magnetic storage which uses moving media coated with magnetic material. Generally, SSS is much faster but more expensive for the same amount of storage.

<span class="mw-page-title-main">U.2</span> Computer interface standard for connecting SSDs to a computer

U.2, using the port SFF-8639, is a computer interface standard for connecting solid-state drives (SSDs) to a computer. It covers the physical connector, electrical characteristics, and communication protocols.

<span class="mw-page-title-main">3D XPoint</span> Discontinued computer memory type

3D XPoint is a discontinued non-volatile memory (NVM) technology developed jointly by Intel and Micron Technology. It was announced in July 2015 and was available on the open market under the brand name Optane (Intel) from April 2017 to July 2022. Bit storage is based on a change of bulk resistance, in conjunction with a stackable cross-grid data access array, using a phenomenon known as Ovonic Threshold Switch (OTS). Initial prices are less than dynamic random-access memory (DRAM) but more than flash memory.

References

  1. 1 2 "NVM Express® Base Specification, Revision 2.1" (PDF). nvmexpress.org. NVM Express, Inc. August 5, 2024. Retrieved 2024-08-10.
  2. ↑ "NVM Express". NVM Express, Inc. Archived from the original on 2019-12-05. Retrieved 2017-01-24. NVMe is designed from the ground up to deliver high bandwidth and low latency storage access for current and future NVM technologies.
  3. ↑ Tallis, Billy (June 14, 2019). "NVMe 1.4 Specification Published: Further Optimizing Performance and Reliability". AnandTech. Archived from the original on 2021-01-27.
  4. ↑ Drew Riley (2014-08-13). "Intel SSD DC P3700 800GB and 1.6TB Review: The Future of Storage". Tom's Hardware. Retrieved 2014-11-21.
  5. ↑ "Intel Solid-State Drive DC P3600 Series" (PDF). Intel. 2015. pp. 18, 20–22. Archived from the original (PDF) on Oct 28, 2015. Retrieved 2015-04-11.
  6. ↑ Paul Alcorn (2015-06-05). "SFFWG Renames PCIe SSD SFF-8639 Connector To U.2". Tom's Hardware . Retrieved 2015-06-09.
  7. 1 2 3 4 Dave Landsman (2013-08-09). "AHCI and NVMe as Interfaces for SATA Express Devices – Overview" (PDF). SATA-IO. Archived (PDF) from the original on 2013-10-05. Retrieved 2013-10-02.
  8. ↑ Paul Wassenberg (2013-06-25). "SATA Express: PCIe Client Storage" (PDF). SATA-IO. Archived from the original (PDF) on 2013-10-04. Retrieved 2014-11-21.
  9. ↑ NVMe Specifications
  10. ↑ "Specifications - NVM Express". 10 January 2020. Archived from the original on 25 July 2024. Retrieved 10 July 2024.
  11. ↑ "NVM Express Releases 1.2 Specification - NVM Express". 12 November 2014. Archived from the original on 25 July 2024. Retrieved 23 November 2024.
  12. ↑ "WEBCAST: NVME 1.3 – LEARN WHat's NEW - NVM Express". 30 June 2017. Archived from the original on 13 April 2024. Retrieved 23 November 2024.
  13. ↑ "Changes in NVMe Revision 1.3 - NVM Express". May 2017.
  14. ↑ "Answering Your Questions: NVMe™ 1.4 Features and Compliance: Everything You Need to Know - NVM Express". 16 October 2019. Archived from the original on 14 July 2024. Retrieved 23 November 2024.
  15. ↑ "NVMe 1.4 Features and Compliance: Everything You Need to Know - NVM Express". 2 October 2019.
  16. ↑ "NVM Express Announces the Rearchitected NVMe 2.0 Library of Specifications" (Press release). Beaverton, Oregon, USA: NVM Express, Inc. June 3, 2021. Archived from the original on 2023-01-18. Retrieved 2024-03-31.
  17. 1 2 "NVM Express Base Specification 2.0d" (PDF). nvmexpress.org. NVM Express, Inc. January 11, 2024. Archived (PDF) from the original on 2024-03-26. Retrieved 2024-03-26.
  18. ↑ "Everything You Need to Know About the NVMe 2.0 Specifications and New Technical Proposals - NVM Express". 3 June 2021.
  19. ↑ "Everything You Need to Know About the NVMe® 2.0 Specifications and New Technical Proposals".
  20. ↑ "Everything You Need to Know: An Essential Overview of NVM Express® 2.1 Base Specification and New Key Features". 6 August 2024. Archived from the original on 13 September 2024. Retrieved 23 November 2024.
  21. ↑ Walker, Don H. "A Comparison of NVMe and AHCI" (PDF). 31 July 2012. SATA-IO. Archived from the original (PDF) on 12 February 2019. Retrieved 3 July 2013.
  22. ↑ "ASUS ROG RAIDR Express 240GB PCIe SSD Review". 6 December 2013.
  23. ↑ "NVM Express Explained" (PDF). nvmexpress.org. 9 April 2014. Archived (PDF) from the original on 24 August 2015. Retrieved 21 March 2015.
  24. ↑ "Using LC's Sierra Systems". hpc.llnl.gov. Retrieved 2020-06-25.
  25. ↑ "SummitDev User Guide". olcf.ornl.gov. Archived from the original on 2020-08-06. Retrieved 2020-06-25.
  26. ↑ "Speeding up Flash... in a flash". The Inquirer. 2007-10-13. Archived from the original on September 18, 2009. Retrieved 2014-01-11.
  27. ↑ "Extending the NVMHCI Standard to Enterprise" (PDF). Santa Clara, CA USA: Flash Memory Summit. August 2009. Archived from the original (PDF) on 2017-06-17.
  28. ↑ "Flash new standard tips up". The Inquirer. 2008-04-16. Archived from the original on January 11, 2014. Retrieved 2014-01-11.
  29. ↑ Amber Huffman (August 2008). "NVMHCI: The Optimized Interface for Caches and SSDs" (PDF). Santa Clara, CA USA: Flash Memory Summit. Archived (PDF) from the original on 2016-03-04. Retrieved 2014-01-11.
  30. 1 2 Peter Onufryk (2013). "What's New in NVMe 1.1 and Future Directions" (PDF). Santa Clara, CA USA: Flash Memory Summit.
  31. ↑ "New Promoter Group Formed to Advance NVM Express" (PDF). Press release. June 1, 2011. Archived (PDF) from the original on December 30, 2013. Retrieved September 18, 2013.
  32. ↑ Amber Huffman, ed. (October 11, 2012). "NVM Express Revision 1.1" (PDF). Specification. Retrieved September 18, 2013.
  33. ↑ David A. Deming (2013-06-08). "PCIe-based Storage" (PDF). snia.org. Archived from the original (PDF) on 2013-09-20. Retrieved 2014-01-12.
  34. ↑ Amber Huffman, ed. (January 23, 2013). "NVM Express Revision 1.0e" (PDF). Specification. Retrieved September 18, 2013.
  35. ↑ "IDT releases two NVMe PCI-Express SSD controllers". The Inquirer. 2012-08-21. Archived from the original on August 24, 2012. Retrieved 2014-01-11.
  36. ↑ "IDT Shows Off The First NVMe PCIe SSD Processor and Reference Design - FMS 2012 Update". The SSD Review. 2012-08-24. Archived from the original on 2016-01-01. Retrieved 2014-01-11.
  37. ↑ "Samsung Announces Industry's First 2.5-inch NVMe SSD | StorageReview.com - Storage Reviews". StorageReview.com. 2013-07-18. Archived from the original on 2014-01-10. Retrieved 2014-01-11.
  38. ↑ "LSI SF3700 SandForce Flash Controller Line Unveiled | StorageReview.com - Storage Reviews". StorageReview.com. 2013-11-18. Archived from the original on 2014-01-11. Retrieved 2014-01-11.
  39. ↑ "LSI Introduces Blazing Fast SF3700 Series SSD Controller, Supports Both PCIe and SATA 6 Gbps". hothardware.com. Archived from the original on 5 March 2016. Retrieved 21 March 2015.
  40. ↑ Jane McEntegart (7 January 2014). "Kingston Unveils First PCIe SSD: 1800 MB/s Read Speeds". Tom's Hardware. Retrieved 21 March 2015.
  41. ↑ "Kingston HyperX Predator PCI Express SSD Unveiled With LSI SandForce SF3700 PCIe Flash Controller". hothardware.com. Archived from the original on 28 May 2016. Retrieved 21 March 2015.
  42. ↑ "Intel® Solid-State Drive Data Center Family for PCIe*". Intel. Retrieved 21 March 2015.
  43. ↑ "NVM Express Organization History". NVM Express. Archived from the original on 23 November 2015. Retrieved 23 December 2015.
  44. 1 2 Tallis, Billy (June 14, 2018). "The Toshiba RC100 SSD Review: Tiny Drive In A Big Market". AnandTech. Retrieved 2024-03-30.
  45. ↑ Kim, Kyusik; Kim, Taeseok (2020). "HMB in DRAM-less NVMe SSDS: Their usage and effects on performance". PLOS ONE. 15 (3): e0229645. Bibcode:2020PLoSO..1529645K. doi: 10.1371/journal.pone.0229645 . PMC   7051071 . PMID   32119705.
  46. ↑ Kim, Kyusik; Kim, Seongmin; Kim, Taeseok (2020-06-24). "HMB-I/O: Fast Track for Handling Urgent I/Os in Nonvolatile Memory Express Solid-State Drives". Applied Sciences. 10 (12): 4341. doi: 10.3390/app10124341 . ISSN   2076-3417.
  47. ↑ "NVMe Gets Refactored". 30 June 2021. Archived from the original on 27 February 2024. Retrieved 27 February 2024.
  48. ↑ "All-Flash NVME Servers for Advanced Computing Supermicro". Supermicro. Retrieved 2022-07-22.
  49. ↑ Author, Guest (6 March 2020). "Evolving Storage with SFF-TA-1001 (U.3) Universal Drive Bays". StorageReview.com. Devices that are U.3-based are required to be backwards-compatible with U.2 hosts. [...] Enables U.2- (SFF-8639 Module) or U.3- (SFF-TA-1001) compliant drives to be used in the same storage architecture.{{cite web}}: |last1= has generic name (help)
  50. 1 2 "NVMe over Fibre Channel (NVMe over FC) or FC-NVMe standard". Tech Target. January 1, 2018. Retrieved May 26, 2021.
  51. ↑ "FC-NVMe rev 1.14 (T11/16-020vB)" (PDF). INCITS. April 19, 2017. Archived from the original (PDF) on April 10, 2022. Retrieved May 26, 2021.
  52. ↑ "NVMe-oF Specification". NVMexpress. 15 April 2020. Retrieved May 26, 2021.
  53. ↑ "Supplement to InfiniBandTMArchitecture Specification Volume 1 Release 1.2.1". Infiniband. September 2, 2014. Archived from the original on March 9, 2016. Retrieved May 26, 2021.
  54. ↑ "What is NVMe-oF?". Storage Review. June 27, 2020. Retrieved May 26, 2021.
  55. ↑ "NVM Express over Fabrics Revision 1.0" (PDF). NVM Express, Inc. 5 June 2016. Archived (PDF) from the original on 30 January 2019. Retrieved 24 April 2018.
  56. ↑ Woolf, David (February 9, 2018). "What NVMe over Fabrics Means for Data Storage". Archived from the original on April 14, 2018. Retrieved April 24, 2018.
  57. ↑ Hellwig, Christoph (July 17, 2016). "NVMe Over Fabrics Support in Linux" (PDF). Archived (PDF) from the original on April 14, 2018. Retrieved April 24, 2018.
  58. ↑ Petros Koutoupis (June 10, 2019). "Data in a Flash, Part III: NVMe over Fabrics Using TCP". Linux Journal. Archived from the original on April 27, 2021. Retrieved May 26, 2021.
  59. ↑ Stern, Jonathan (7 June 2016). "Announcing the SPDK NVMf Target".
  60. ↑ "SPDKNVMe-oFRDMA (Target & Initiator) Performance Report" (PDF). SPDK. February 1, 2021. Retrieved May 26, 2021.
  61. ↑ "SPDKNVMe-oFTCP (Target & Initiator) Performance Report" (PDF). SPDK. February 1, 2020. Archived (PDF) from the original on May 25, 2021. Retrieved May 26, 2021.
  62. ↑ "Hands On with StarWind NVMe-oF Initiator for Windows". StorageReview. October 6, 2021. Archived from the original on October 7, 2021. Retrieved October 6, 2021.
  63. ↑ "StarWind SAN & NAS over Fibre Channel". StorageReview. July 20, 2022. Archived from the original on July 20, 2022. Retrieved July 20, 2022.
  64. ↑ "Intel planning big Lightbits NVMe/TCP storage push". Blocks & Files. June 9, 2022. Archived from the original on July 6, 2022. Retrieved June 9, 2022.
  65. ↑ "LightBits Super SSD brings NVMe on vanilla Ethernet". ComputerWeekly. April 29, 2021. Retrieved April 29, 2021.
  66. 1 2 Andy Herron (2013). "Advancements in Storage and File Systems in Windows 8.1" (PDF). snia.org. Archived from the original (PDF) on 2014-01-10. Retrieved 2014-01-11.
  67. ↑ Amber Huffman (March 9, 2020). "NVM Express Base Specification Revision 1.4a" (PDF). Specification. section 1.4 Theory of Operation, p. 7. Archived (PDF) from the original on December 13, 2023. Retrieved May 16, 2020.
  68. ↑ Werner Fischer; Georg Schönberger (2015-06-01). "Linux Storage Stack Diagram". Thomas-Krenn.AG. Archived from the original on 2019-06-29. Retrieved 2015-06-08.
  69. ↑ "ChromeOS adds boot support for NVM Express". NVM Express. 24 February 2015. Retrieved 21 March 2015.
  70. ↑ Akers, Jason B. (Jan 22, 2015). "4f503189f7339c667b045ab80a949964ecbaf93e - chromiumos/platform/depthcharge". Git at Google. Archived from the original on 23 August 2017. Retrieved 21 March 2015.
  71. ↑ "release46". DragonFly BSD. Archived from the original on 2016-09-04. Retrieved 2016-09-08.
  72. ↑ "Log of /head/sys/dev/nvme". FreeBSD source tree. The FreeBSD Project. Archived from the original on 29 May 2013. Retrieved 16 October 2012.
  73. ↑ "Log of /stable/9/sys/dev/nvme". FreeBSD source tree. The FreeBSD Project. Archived from the original on 16 February 2018. Retrieved 3 July 2013.
  74. ↑ "FreeBSD 10.2-RELEASE Release Notes". The FreeBSD Project. Archived from the original on 18 June 2017. Retrieved 5 August 2015.
  75. ↑ "Release notes for the Genode OS Framework 18.05". genode.org.
  76. ↑ "#9910 NVMe devices support". dev.haiku-os.org. Archived from the original on 2016-08-06. Retrieved 2019-04-18.
  77. ↑ "NVMe Driver Now Available - Haiku Project". www.haiku-os.org. Retrieved 2016-07-28.
  78. ↑ "4053 Add NVME Driver Support to Illumos". github.com. Archived from the original on 2017-05-10. Retrieved 2016-05-23.
  79. ↑ Ho, Joshua (September 28, 2015). "iPhone 6s and iPhone 6s Plus Preliminary Results". AnandTech . Archived from the original on 2016-05-26. Retrieved 2016-06-01.
  80. ↑ Chester, Brandon (May 16, 2016). "The iPhone SE Review". AnandTech .
  81. ↑ Matthew Wilcox (2011-03-03). "NVM Express driver". LWN.net. Archived from the original on 2012-07-17. Retrieved 2013-11-05.
  82. ↑ Keith Busch (2013-08-12). "Linux NVMe Driver" (PDF). flashmemorysummit.com. Archived (PDF) from the original on 2013-11-05. Retrieved 2013-11-05.
  83. ↑ "IDF13 Hands-on Lab: Compiling the NVM Express Linux Open Source Driver and SSD Linux Benchmarks and Optimizations" (PDF). activeevents.com. 2013. Archived from the original (PDF) on 2014-01-11. Retrieved 2014-01-11.
  84. ↑ "Merge git://git.infradead.org/users/willy/linux-nvme". kernel.org. 2012-01-18. Retrieved 2013-11-05.
  85. ↑ Kim, K.; Kim, T. (2020). "HMB in DRAM-less NVMe SSDs: Their usage and effects on performance". PLOS ONE. 15 (3): e0229645. Bibcode:2020PLoSO..1529645K. doi: 10.1371/journal.pone.0229645 . PMC   7051071 . PMID   32119705.
  86. ↑ "Linux 4.13 has been released on Sun, 3 Sep 2017". Archived from the original on 29 October 2017. Retrieved 16 October 2021.
  87. ↑ "Pci.c « host « nvme « drivers - kernel/Git/Stable/Linux.git - Linux kernel stable tree". Archived from the original on 2021-10-16. Retrieved 2021-10-16.
  88. ↑ "Faster 'NVM Express' SSD Interface Arrives on Retina MacBook and OS X 10.10.3". macrumors.com. 11 April 2015. Archived from the original on 23 August 2017. Retrieved 11 April 2015.
  89. ↑ "nvme -- Non-Volatile Memory Host Controller Interface". NetBSD manual pages. 2021-05-16. Retrieved 2021-05-16.
  90. ↑ David Gwynne (2014-04-16). "non volatile memory express controller (/sys/dev/ic/nvme.c)". BSD Cross Reference. Archived from the original on 2014-04-28. Retrieved 2014-04-27.
  91. ↑ David Gwynne (2016-04-14). "man 4 nvme". OpenBSD man page. Archived from the original on 2016-08-21. Retrieved 2016-08-07.
  92. ↑ "NVME". Arca Noae wiki. Arca Noae, LLC. 2021-04-03. Retrieved 2021-06-08.
  93. ↑ "nvme(7D)". Oracle. Archived from the original on 2015-12-09. Retrieved 2014-12-02.
  94. ↑ "Intel Solid-State for NVMe Drivers". intel.com. 2015-09-25. Archived from the original on 2016-03-25. Retrieved 2016-03-17.
  95. ↑ "VMware Compatibility Guide for NVMe devices". vmware.com. Archived from the original on 2016-03-25. Retrieved 2016-03-17.
  96. ↑ "VSAN Now Supporting NVMe Devices". vmware.com. 2015-11-11. Archived from the original on 2016-03-25. Retrieved 2016-03-17.
  97. ↑ "Windows 8.1 to support hybrid disks and adds native NVMe driver". Myce.com. 2013-09-06. Archived from the original on 2014-01-10. Retrieved 2014-01-11.
  98. ↑ "Update to support NVM Express by using native drivers in Windows 7 or Windows Server 2008 R2". Microsoft. 2014-11-13. Archived from the original on 2014-11-29. Retrieved 2014-11-17.
  99. ↑ "Recommended AHCI/RAID and NVMe Drivers". 10 May 2013. Archived from the original on 24 February 2021. Retrieved 19 February 2021.
  100. ↑ https://nvmexpress.org/wp-content/uploads/03_Lee_Windows-Windows-Driver_Final.pdf
  101. ↑ lorihollasch (2023-08-09). "NVMe Feature and Extended Capability Support - Windows drivers". learn.microsoft.com. Retrieved 2024-04-11.
  102. ↑ "Windows NVM Express". Project web site. Archived from the original on June 12, 2013. Retrieved September 18, 2013.
  103. ↑ "Nvmewin - Revision 157: /Releases". Archived from the original on 2017-05-10. Retrieved 2016-08-13.
  104. ↑ "ChangeLog/1.6". qemu.org. Archived from the original on 29 September 2018. Retrieved 21 March 2015.
  105. ↑ "Download EDK II from". SourceForge.net. Archived from the original on 2013-12-31. Retrieved 2014-01-11.
  106. ↑ "NVM Express control utility". The FreeBSD Project. 2018-03-12. Retrieved 2019-07-12.
  107. ↑ "GitHub - linux-nvme/nvme-cli: NVMe management command line interface". linux-nvme. 2019-03-26. Retrieved 2019-03-27.
This page is based on this Wikipedia article
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.