TURBOchannel is an open computer bus developed by DEC by during the late 1980s and early 1990s. Although it is open for any vendor to implement in their own systems, it was mostly used in Digital's own systems such as the MIPS-based DECstation and DECsystem systems, in the VAXstation 4000, and in the Alpha-based DEC 3000 AXP. Digital abandoned the use of TURBOchannel in favor of the EISA and PCI buses in late 1994, with the introduction of their AlphaStation and AlphaServer systems.
TURBOchannel was developed in the late 1980s by Digital and was continuously revised through the early 1990s by the TURBOchannel Industry Group, an industry group set up by Digital to develop promote the bus. TURBOchannel has been an open bus from the beginning, the specification was publicly available at an initial purchase cost for the reproduction of material for third-party implementation, as were the mechanical specifications, for both implementation in both systems and in options. TURBOchannel was selected by the failed ACE (Advanced Computing Environment) for use as the industry standard bus in ARC (Advanced RISC Computing) compliant machines. Digital initially expected TURBOchannel to gain widespeard industry acceptance due to its status as an ARC standard, although ultimately Digital was the only major user of the TURBOchannel in their own DEC 3000 AXP, DECstation 5000 Series, DECsystem and VAXstation 4000 systems. While no third parties implemented TURBOchannel in systems, they did implement numerous TURBOchannel option modules for Digital's systems.
Although the main developer and promoter of TURBOchannel was the TURBOchannel Industry Group, Digital's TRI/ADD Program, an initiative to provide technical and marketing support to third parties implementing peripherals based on open interfaces such as FutureBus+, SCSI, VME and TURBOchannel for Digital's systems, was also involved in promoting TURBOchannel implementation and sales. [1] The TRI/ADD Program was discontinued on 15 December 1992, except for in Japan. [2]
In the early 1990s, Digital expected the TURBOchannel bus to face serious competition from other buses from other vendors such as HP, Sun and IBM, and therefore it announced that it intended to update the existing TURBOchannel specification to permit it to transfer up to 200 MB/s, using similar hardware. This upgrade to the protocol was to be backwards compatible, but Digital later canceled the intended update and TURBOchannel itself towards the end of 1994 once it became clear that PCI had become dominant.
TURBOchannel is a 32-bit address and data multiplexed bus, clocked at frequencies between 12.5 and 25 MHz, with a maximum theoretical usable bandwidth of 90 MB/s. The bus differs from others at the time by having point to point control lines. The firmware contained within TURBOchannel cards is MIPS machine code, a remnant of the bus' original use in MIPS-based systems. Because of this, later systems that use this bus such as the Alpha-based DEC 3000 AXP use an emulator contained in its system firmware to properly initialize them.
| Clock frequency | Maximum theoretical bandwidth | Sustained bandwidth (using DMA) | Sustained bandwidth (using PIO) |
|---|---|---|---|
| 12.5 MHz | 50 MB/s | ? | ? |
| 22.5 MHz | 90 MB/s | ? | ? |
| 25.0 MHz | 100 MB/s | 90 MB/s | ? |
The TURBOchannel is a synchronous, asymmetrical I/O channel. [3] It is asymmetrical in the sense that option modules (Digital terminology for expansion card) can communicate with the system module (Digital terminology for motherboard) and not with other option modules.
A simple protocol is used to make TURBOchannel efficient. The TURBOchannel bus does not permit bus mastering, if a TURBOchannel connected device wishes to communicate with another, it must first transfer this information to the memory so the other device can read it. The TURBOchannel protocol specifies that each option has its own physical address space. This address space is used to address registers and memory on the option. The maximum amount specified is 16 GB, although each implementation can have an amount anywhere below this amount. Digital's own systems use anywhere from 4 MB (for early DECstation 5000s) to 128 MB in high-end DEC 3000 AXP models.
The TURBOchannel bus uses a 32-bit data and address multiplexed bus for transferring data and addresses. Every TURBOchannel option slot has its own set of seven point-to-point control lines and five lines for universal control and arbitration. The point-to-point control lines are connected directly to the TURBOchannel interface. The TURBOchannel interface was not defined in the TURBOchannel specification, although Digital introduced three possible schemes and an example ASIC. The three possible schemes were divided into a low-cost, a mid-range and high performance system implementations. The system can either time-multiplex multiple option slots in order to use a single memory port to share its bandwidth or dedicate a memory port to each option slot.
| Signal name | Signal source | Description |
|---|---|---|
| ad[P, 31..0] | Bussed | Address/data bus |
| sel | System | I/O read/write select |
| write | System | I/O read/write specifier |
| ack | System | DMA read/write acknowledge |
| err | System | DMA error |
| reset | System | System reset |
| clk | System | Channel clock |
| rdy | Option | I/O read/write ready |
| conflict | Option | I/O read/write conflict |
| rReq | Option | DMA read request |
| wReq | Option | DMA write request |
| int | Option | I/O interrupt |
TURBOchannel option modules uses a 96-pin DIN connector (specifically DIN 41612) and option modules mounted inline with the system module. Each option module can be a single-, double-, or triple-width. Although double and triple width options use more than one TURBOchannel connector, this does not mean that bandwidth is doubled or tripled, as the slots are still sharing a single bus. Double- and triple-width option modules are used to mechanically accommodate larger option modules and for supplying more power. The mechanical specification for option modules is also flexible. There are few limitations for attaching daughterboards such SIMM modules (used in graphics options) and components can be mounted on both sides of the option module, with components on the bottom being restricted only in height to ensure that the option module could fit in the system module while maintaining enough airflow for cooling. An airflow of 150 LFMs is required above the option module and an airflow of 50 LFMs is required below the option module. Each slot has 44 signal pins, of which 32 are used for data and addressing.
| Form-factor | Width (mm) | Height (mm) | Depth (mm) | Area (mm2 |
|---|---|---|---|---|
| Single-width | 116.84 | 144.15 | 168 | |
| Double-width | ||||
| Triple-width | ||||
The TURBOchannel slot supplies +5 and +12V power rails and provides a maximum of 26 watts of power. The following table shows how many amperes are supplied by each power rail.
| Width of option module | At +5V | At +12V |
|---|---|---|
| Single-width | 4.0A | 0.5A |
| Double-width | 8.0A | 1.0A |
| Triple-width | 12.0A | 1.5A |
The TURBOchannel bus can be "extended" by the TURBOchannel Extender (TcE) box. Because some options such as 3D graphics accelerators may require more power and board space than a single slot can provide, they are often double- or triple-width option modules. As such option modules consume additional space and slots inside a system, their presence may limit the number or even prevent the installation of other TURBOchannel option modules. A TURBOchannel Extender box is used to reduce the number of slots required inside a system for double and triple width options.
The TURBOchannel Extender box contains a PCB with three TURBOchannel slots and a power supply for supplying the required power to the slots. A TURBOchannel option module, for installation in the host, accompanies the TcE box. It has an external cable that connects to the TcE box. What the option module is doing is bringing out the data, addressing and control lines to the TURBOchannel extender box. There is no performance loss associated with the use of a TcE box, although TcE boxes support only one option module regardless of how many remaining slots there are.
Alpha, originally known as Alpha AXP, is a 64-bit reduced instruction set computing (RISC) instruction set architecture (ISA) developed by Digital Equipment Corporation (DEC). Alpha was designed to replace 32-bit VAX complex instruction set computers (CISC) and to be a highly competitive RISC processor for Unix workstations and similar markets.
HyperTransport (HT), formerly known as Lightning Data Transport (LDT), is a technology for interconnection of computer processors. It is a bidirectional serial/parallel high-bandwidth, low-latency point-to-point link that was introduced on April 2, 2001. The HyperTransport Consortium is in charge of promoting and developing HyperTransport technology.
Futurebus, or IEEE 896, is a computer bus standard, intended to replace all local bus connections in a computer, including the CPU, memory, plug-in cards and even, to some extent, LAN links between machines. The effort started in 1979 and didn't complete until 1987, and then immediately went into a redesign that lasted until 1994. By this point, implementation of a chip-set based on the standard lacked industry leadership. It has seen little real-world use, although custom implementations continue to be designed and used throughout industry.
SBus is a computer bus system that was used in most SPARC-based computers from Sun Microsystems and others during the 1990s. It was introduced by Sun in 1989 to be a high-speed bus counterpart to their high-speed SPARC processors, replacing the earlier VMEbus used in their Motorola 68020- and 68030-based systems and early SPARC boxes. When Sun moved to open the SPARC definition in the early 1990s, SBus was likewise standardized and became IEEE-1496. In 1997 Sun started to migrate away from SBus to the Peripheral Component Interconnect (PCI) bus, and today SBus is no longer used.
OSF/1 is a variant of the Unix operating system developed by the Open Software Foundation during the late 1980s and early 1990s. OSF/1 is one of the first operating systems to have used the Mach kernel developed at Carnegie Mellon University, and is probably best known as the native Unix operating system for DEC Alpha architecture systems.
The DECstation was a brand of computers used by DEC, and refers to three distinct lines of computer systems—the first released in 1978 as a word processing system, and the latter two both released in 1989. These comprised a range of computer workstations based on the MIPS architecture and a range of PC compatibles. The MIPS-based workstations ran ULTRIX, a DEC-proprietary version of UNIX, and early releases of OSF/1.
The Indigo, introduced as the IRIS Indigo, is a line of workstation computers developed and manufactured by Silicon Graphics, Inc. (SGI). SGI first announced the system in July 1991.
The NCR 53C9x is a family of application-specific integrated circuits (ASIC) produced by the former NCR Corporation and others for implementing the SCSI bus protocol in hardware and relieving the host system of the work required to sequence the SCSI bus. The 53C9x was a low-cost solution and was therefore widely adopted by OEMs in various motherboard and peripheral device designs. The original 53C90 lacked direct memory access (DMA) capability, an omission that was addressed in the 53C90A and subsequent versions.
The VAXstation is a discontinued family of workstation computers developed and manufactured by Digital Equipment Corporation using processors implementing the VAX instruction set architecture. VAXstation systems were typically shipped with either the OpenVMS or ULTRIX operating systems. Many members of the VAXstation family had corresponding MicroVAX variants, which primarily differ by the lack of graphics hardware.
DECsystem was a line of server computers from Digital Equipment Corporation. They were based on MIPS architecture processors and ran DEC's version of the UNIX operating system, called ULTRIX. They ranged in size from workstation-style desktop enclosures to large pedestal cabinets.
DEC 3000 AXP was the name given to a series of computer workstations and servers, produced from 1992 to around 1995 by Digital Equipment Corporation. The DEC 3000 AXP series formed part of the first generation of computer systems based on the 64-bit Alpha AXP architecture. Supported operating systems for the DEC 3000 AXP series were DEC OSF/1 AXP and OpenVMS AXP.
The DECpc AXP 150, code-named Jensen, is an entry-level workstation developed and manufactured by Digital Equipment Corporation. Introduced on 25 May 1993, the DECpc AXP 150 was the first Alpha-based system to support the Windows NT operating system and the basis for the DEC 2000 AXP entry-level servers. It was discontinued on 28 February 1994, succeeded by the entry-level Multia and the entry-level and mid-range models of the AlphaStation family. The charter for the development and production of the DEC 2000 AXP was held by Digital's Entry Level Solutions Business, based in Ayr, Scotland.
The DEC 4000 AXP is a series of departmental server computers developed and manufactured by Digital Equipment Corporation introduced on 10 November 1992. These systems formed part of the first generation of systems based on the 64-bit Alpha AXP architecture and at the time of introduction, ran Digital's OpenVMS AXP or OSF/1 AXP operating systems.
The DEC 7000 AXP and DEC 10000 AXP are a series of high-end multiprocessor server computers developed and manufactured by Digital Equipment Corporation, introduced on 10 November 1992. These systems formed part of the first generation of systems based on the 64-bit Alpha AXP architecture and at the time of introduction, ran Digital's OpenVMS AXP operating system, with DEC OSF/1 AXP available in March 1993. They were designed in parallel with the VAX 7000 and VAX 10000 minicomputers, and are identical except for the processor module(s) and supported bus interfaces. A field upgrade from a VAX 7000/10000 to a DEC 7000/10000 AXP was possible by means of swapping the processor boards.
InfiniteReality refers to a 3D graphics hardware architecture and a family of graphics systems that implemented the aforementioned hardware architecture that was developed and manufactured by Silicon Graphics from 1996 to 2005. The InfiniteReality was positioned as Silicon Graphics' high-end visualization hardware for their MIPS/IRIX platform and was used exclusively in their Onyx family of visualization systems, which are sometimes referred to as "graphics supercomputers" or "visualization supercomputers". The InfiniteReality was marketed to and used by large organizations such as companies and universities that are involved in computer simulation, digital content creation, engineering and research.
The VAX 8000 is a discontinued family of superminicomputers developed and manufactured by Digital Equipment Corporation (DEC) using processors implementing the VAX instruction set architecture (ISA).
The Alpha 21064 is a microprocessor developed and fabricated by Digital Equipment Corporation that implemented the Alpha instruction set architecture (ISA). It was introduced as the DECchip 21064 before it was renamed in 1994. The 21064 is also known by its code name, EV4. It was announced in February 1992 with volume availability in September 1992. The 21064 was the first commercial implementation of the Alpha ISA, and the first microprocessor from Digital to be available commercially. It was succeeded by a derivative, the Alpha 21064A in October 1993.
The Digital Storage Systems Interconnect (DSSI) is a computer bus developed by Digital Equipment Corporation for connecting storage devices and clustering VAX systems. It was designed as a smaller and lower-cost replacement for the earlier DEC Computer Interconnect that would be more suitable for use in office environments. DSSI was superseded by Parallel SCSI.
The ICL DRS was a range of departmental computers from International Computers Limited (ICL). Standing originally for Distributed Resource System, the full name was later dropped in favour of the abbreviation.
| General | |
|---|---|
| Standards |
|
| Storage | |
| Peripheral | |
| Audio | |
| Portable | |
| Embedded | |
Interfaces are listed by their speed in the (roughly) ascending order, so the interface at the end of each section should be the fastest.  Category | |
